FAST: Frequency-Aware Static Timing analysis

Proceedings - Real-Time Systems Symposium

Volumn , Issue , 2003, Pages 40-51

  Seth, Kiran ^a   Anantaraman, Aravindh ^a   Mueller, Frank ^a   Rotenberg, Eric ^a  

^a NORTH CAROLINA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER ARCHITECTURE; COMPUTER SIMULATION; DATA STORAGE EQUIPMENT; ENERGY CONSERVATION; RESOURCE ALLOCATION;

DYNAMIC FREQUENCY-VOLTAGE SCALING; FREQUENCY-AWARE STATIC TIMING ANALYSIS; WORST-CASE EXECUTION TIMES;

REAL TIME SYSTEMS;

EID: 0348195821     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (23)

1. A. Anantaraman, K. Seth, K. Patil, E. Rotenberg, and F. Mueller. Virtual simple architecture (VISA): Exceeding the complexity limit in safe real-time systems. In International Symposium on Computer Architecture, pages 250-261, June 2003.
2. H. Aydin, R. Melhem, D. Mosse, and P. Mejia-Alvarez. Dynamic and agressive scheduling techniques for power-aware real-time systems. In IEEE Real-Time Systems Symposium, Dec. 2001.
3. M. E. Benitez and J. W. Davidson. A portable global optimizer and linker. In ACM SIGPLAN Conference on Programming Language Design and Implementation, pages 329-338, June 1988.
4. G. Bernat and A. Burns. An approach to symbolic worst-case execution time analysis. In 25th IFAC Workshop on Real-Time Programming, May 2000.
5. C-Lab. Wcet benchmarks. Available from http://www.c-lab.de/home/en/download.html.
6. A. Chandrakasan, S. Sheng, and R. W. Brodersen. Low-power cmos digital design. In IEEE Journal of Solid-State Circuits, Vol. 27, pp. 473-484., April, 1992.
7. R. Chapman, A. Burns, and A. Wellings. Combining static worst-case timing analysis and program proof. Real-Time Systems, 11(2):145-171, 1996.
8. H. Chetto and M. Chetto. Some results of the earliest dead-line scheduling algorithm. IEEE Transactions on Software Engineering, 15(10):1261-1269, Oct. 1989.
9. A. Dudani, F. Mueller, and Y. Zhu. Energy-conserving feedback edf scheduling for embedded systems with real-time constraints. In ACM SIGPLAN Joint Conference Languages, Compilers, and Tools for Embedded Systems (LCTES'02) and Software and Compilers for Embedded Systems (SCOPES'02), pages 213-222, June 2002.
10. F. Gruian. Hard real-time scheduling for low energy using stochastic data and dvs processors. In Proceedings of the International Symposium on Low-Power Electronics and Design ISLPED'01, Aug 2001.
11. C. A. Healy, R. D. Arnold, F. Mueller, D. Whalley, and M. G. Harmon. Bounding pipeline and instruction cache performance. IEEE Transactions on Computers, 48(1):53-70, Jan. 1999.
12. C. A. Healy, D. B. Whalley, and M. G. Harmon. Integrating the timing analysis of pipelining and instruction caching. In IEEE Real-Time Systems Symposium, pages 288-297, Dec. 1995.
13. Y.-T. S. Li, S. Malik, and A. Wolfe. Cache modeling for real-time software: Beyond direct mapped instruction caches. In IEEE Real-Time Systems Symposium, pages 254-263, Dec. 1996.
14. S.-S. Lim, Y. H. Bae, G. T. Jang, B.-D. Rhee, S. L. Min, C. Y. Park, H. Shin, and C. S. Kim. An accurate worst case timing analysis for RISC processors. In IEEE Real-Time Systems Symposium, pages 97-108, Dec. 1994.
15. C. Liu and J. Layland. Scheduling algorithms for multiprogramming in a hard-real-time environment. J. of the Association for Computing Machinery, 20(1):46-61, Jan. 1973.
16. D. Mosse, H. Aydin, B. Childers, and R. Melhem. Compiler-assisted dynamic power-aware scheduling for real-time applications. In Workshop on Compilers and Operating Systems for Low Power, Oct. 2000.
17. F. Mueller. Timing analysis for instruction caches. Real-Time Systems, 18(2/3):209-239, May 2000.
18. C. Y. Park. Predicting program execution times by analyzing static and dynamic program paths. Real-Time Systems, 5(1):31-61, Mar. 1993.
19. P. Pillai and K. Shin. Real-time dynamic voltage scaling for low-power embedded operating systems. In Symposium on Operating Systems Principles, 2001.
20. E. Rotenberg. Using variable-Mhz microprocessors to efficiently handle uncertainty in real-time systems. In 34th International Symposium on Microarchitecture, pages 28-39, Dec. 2001.
21. E. Vivancos, C. Healy, F. Mueller, and D. Whalley. Parametric timing analysis. In ACM SIGPLAN Workshop on Language, Compiler, and Tool Support for Embedded Systems, Aug. 2001.
22. J. Wegener and F. Mueller. A comparison of static analysis and evolutionary testing for the verification of timing constraints. Real-Time Systems, 21(3):241-268, Nov. 2001.
23. R. T. White, F. Mueller, C. Healy, D. Whalley, and M. G. Harmon. Timing analysis for data and wrap-around fill caches. Real-Time Systems, 17(2/3):209-233, Nov. 1999.