An integrated approach for applying dynamic voltage scaling to hard real-time systems

Real-Time Technology and Applications - Proceedings

Volumn , Issue , 2003, Pages 116-123

  Liu, Yanbin ^a   Mok, Aloysius K ^a  

^a University of Texas at Austin   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DYNAMIC VOLTAGE SCALING; EXECUTION CYCLES; HARD REAL-TIME SYSTEMS; INTEGRATED APPROACH; NON-LINEAR OPTIMIZATION PROBLEMS; OFF-LINE ALGORITHM; ON-LINE ALGORITHMS; SCHEDULING POLICIES;

ALGORITHMS; INTEGRATED CONTROL; OPTIMIZATION; PROBLEM SOLVING; RESPONSE TIME (COMPUTER SYSTEMS); VOLTAGE STABILIZING CIRCUITS;

REAL TIME SYSTEMS;

EID: 84884184375     PISSN: 10801812     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTTAS.2003.1203043     Document Type: Conference Paper

References (25)

1. H. Aydin, R. Melhem, and D. Mosse. Determining optimal processor speeds for periodic real-time tasks with different power characteristics. In Euromicro Conference on Real-Time Systems, Delft, The Netherlands, June 2001.
2. H. Aydin, R. Melhem, D. Mosse, and P. Mejia-Alvarez. Dynamic and aggressive scheduling techniques for poweraware real-time systems. In Real-time System Symposium, London, UK, Dec. 2001.
3. R. Ernst and W. Ye. Embedded program timing analysis based on path clustering and architecture classification. In Internatioal Conference on Computer Aided Design, San Jose, CA, Nov. 1997.
4. K. Govil, E. Chan, and H. Wasserman. Comparing algorithms for dynamic speed-setting of a low-power CPU. In International Conference on Mobile Computing and Networking, Berkeley, CA, Nov. 1995.
5. F. Gruian. Hard real-time scheduling using stochastic data and DVS processors. In International Symposium on Low Power Electronic and Design, Huntington Beach, CA, Aug. 2001.
6. F. Gruian and K. Kuchcinski. Lenes: Task scheduling for low-energy systems using variable supply voltage processors. In International Symposium on Low Power Electronic and Design, Huntington Beach, CA, Aug. 2001.
7. D. Grunwald, P. Levis, K. I. Farkas, C. B. Morrey III, and M. Neufeld. Policies for dynamic clock scheduling. In Symposium on Operating Systems' Design and Implementation, San Diego, CA, Oct. 2000.
8. I. Hong, D. Kirovshi, G. Qu, M. Potkonjak, and M. B. Srivastava. Power optimization of variable voltage core-based systems. In Design Automation Conference, San Francico, CA, June 1998.
9. I. Hong, M. Potkonjak, and M. B. Srivastava. On-line scheduling of hard real-time tasks on variable voltage processors. In International Conference on Computer-Aided Design, San Jose, CA, Nov. 1998.
10. I. Hong, G. Qu,M. Potkonjak, andM. B. Srivastava. Synthesis techniques for low-power hard real-time systems on variable voltage processors. In Real-time System Symposium, Madrid, Spain, Dec. 1998.
11. D.-I. Kang, S. Crago, and J. Suh. Power-aware design synthesis techniques for distributed real-time systems. In ACM Workshop on Languages, Compilers, and Tools for Embedded Systems, Snowbird, UT, June 2001.
12. D.-I. Kang, S. Crago, and J. Suh. Technique for energyefficient real-time systems. In Real-time System Symposium, Austin, TX, Dec. 2002.
13. J. P. Lehoczky and S. Ramos-Thuel. An optimal algorithm for scheduling soft-aperiodic tasks in fixed-priority preemptive systems. In Real-time System Symposium, Phoenix, AR, Dec. 1992.
14. J. W. S. Liu. Real-time Systems. Prentice Hall, 2000.
15. Y. Liu and A. Mok. An integrated approach for applying dynamic voltage scaling to real-time systems. Technical Report TR-03-YBL-01, University of Texas at Austin, Mar. 2003.
16. J. Lorch and A. J. Smith. Improving dynamic voltage scaling algorithms with PACE. In Joint International Conference on Measurement and Modeling of Computer Systems, Cambridge, MA, June 2001.
17. T. Pering, T. Burd, and R.W. Brodersen. The simulation and evaluation of dynamic voltage scaling algorithm. In International Symposium on Low Power Electronic and Design, Monterey, CA, Aug. 1998.
18. P. Pillai and K. G. Shin. Real-time dynamic voltage scaling for low-power embedded operating systems. In ACM symposium on operating systems principles, Banff, Canada, Oct. 2001.
19. V. Raghunathan, P. Spanos, and M. Srivastava. Adaptive power-fidelity in energy-aware wireless embedded systems. In Real-time System Symposium, London, UK, Dec. 2001.
20. C. Rusu, R. Melhem, and D. Mosse. Maximizing the system value while satisfying time and energy consumption. In Real-time System Symposium, Austin, TX, Dec. 2002.
21. Y. Shin and K. Choi. Power conscious fixed priority scheduling for hard real-time systems. In Design Automation Conference, New Orleans, LA, June 1999.
22. M. Weiser, B. Welch, A. Demers, and S. Shenker. Scheduling for reduced CPU energy. In Symposium on Operating Systems' Design and Implementation, Monterey, CA, Nov. 1994.
23. F. Yao, A. Demers, and S.Shenker. A scheduling model for reduced CPU energy. In Symposium on Foundations of Computer Science, Milwaukee, WI, Oct. 1995.
24. F. Zhang and S. Chanson. Processor voltage scheduling for real-time tasks with non-preemptible sections. In Real-time System Symposium, Austin, TX, Dec. 2002.
25. D. Zhu, R. Melhem, and B. Childers. Scheduling with dynamic voltage/speed adjustment using slack reclamation in mutli-processor real-time systems. In Real-time System Symposium, London, UK, Dec. 2001.