Multiple process execution in cache related preemption delay analysis

EMSOFT 2004 - Fourth ACM International Conference on Embedded Software

Volumn , Issue , 2004, Pages 278-286

  Staschulat, Jan ^a   Ernst, Rolf ^a  

^a TECHNICAL UNIVERSITY OF BRAUNSCHWEIG   (Germany)

Author keywords

Cache; Embedded Systems; Scheduling; Worst Case Execution Time Analysis

Indexed keywords

EMBEDDED SYSTEMS; SCHEDULING;

IMPACT ANALYSIS; PREEMPTIVE SCHEDULING; WORST-CASE EXECUTION TIME (WCET);

BUFFER STORAGE;

EID: 27644442533     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1017753.1017798     Document Type: Conference Paper

References (28)

1. ARM Developer Suite, (ADS) version 1.2. http://www.arm.com/devtools.ns4/html/ADS.
2. Swagato Basumallick and Kelvin Nilsen. Cache issues in real-time systems. In ACM SIGPLAN Workshop on Language, Compiler and Tool Support for Real-Time Systems, 1994.
3. Jose Vicente Busquets-Mataix and Andy Wellings. Adding instruction cache effect to schedulability analysis of preemptive real-time systems. In Proceedings of the IEEE Real-Time Technology and Applications Symposium, pages 204-212, June 1996.
4. G. Buttazzo. Hard Real-Time Computing Systems. Norwell, MA: Kluwer, 1997.
5. Marti Campoy, A. Perles Ivars, and J. V. Busquets-Mataix. Static use of locking caches in multitask preemptive real-time systems. In IEEE Real- Time Embedded System Workshop, December 2001.
6. Anupam Datta, Sidharth Choudhury, Anupam Basu, Hiroyuki Tomiyama, and Nikil Dutt. Satisfying timing constraints of preemptive real-time tasks through task layout technique. In Proceedings of 14th IEEE VLSI Design, pages 97-102, January 2001.
7. Harry Dwyer and John Fernando. Establishing a tight bound on task interference in embedded system instruction caches. In CASES'01, Atlanta, Georgia, USA, November 16-17 2001.
8. Jan Edler and Mark D. Hill. Dinero IV Trace-Driven Uniprocessor Cache Simulator. http://www.cs.wisc.edu/markhill/DineroIV.
9. Christian Ferdinand and Reinhard Wilhelm. Efficient and precise cache behavior prediction for real-time systems. Real-Time Systems, 1999.
10. J. C. Palencia Gutierrez, J. J. Gutierrez Garcia, and M. Gonzalez Harbour. Best-case analysis for improving the worst-case schedulability test for distributed hard real-time systems. In Proceedings of 10th Euromicro Workshop on Real-Time Systems, pages 35-44. IEEE Computer Society Press, June 1998.
11. William Henderson, David Kendall, and Adrian Robson. Improving the accuracy of scheduling analysis applied to distributed systems computing minimal response times and reducing jitter. Real-Time Systems, 20(1):5-25, 2001.
12. Infineon. Tricore 1 manual http://www.infineon.com/cgi /ecrm.dll/ecrm/scripts/prod_ov.jsp?oid=30926&cat_oid=8362.
13. Daniel Kästner and Stephan Thesing. Cache sensitive pre-runtime scheduling. In ACM SIGPLAN Workshop on Languages, Compilers and Tools for Embedded Systems, volume 1474 of Lecture Notes in Computer Science, pages 131-145. Springer, 1998.
14. D. B. Kirk. Smart (strategic memory allocation for real-time) cache design. In IEEE Real-Time Systems Symposium, pages 229-239, 1989.
15. Chang-Gun Lee, Joosun Hahn, Yang-Min Seo, Sang Lyul Min, Rhan Ha, Seongsoo Hong, Chang Yun Park, Minsuk Lee, and Chong Sang Kim. Analysis of cache-related preemption delay in fixed-priority preemptive scheduling. IEEE Transactions on computers, 47(6):700-713, June 1998.
16. Chang-Gun Lee, Kwangpo Lee, Joosun Hahn, Yang-Min Seo, Sang Lyul Min, Rhan Ha, Seongsoo Hong, Chang Yun Park, Minsuk Lee, and Chong Sang Kim. Bounding cache-related preemption delay for real-time systems. IEEE Transactions on software engineering, 27(9):805-826, November 2001.
17. Sharad Malik and Yau-Tsun Steven Li. Performance Analysis of Real-Time Embedded Software. Kluwer Academic Publishers, 1999.
18. Hemendra Sigh Negi, Tulika Mitra, and Abhaik Roychoudhury. Accurate estimation of cache-related preemption delay. In CODES+ISSS'03, Newport Beach, California, USA, October 1-3 2003.
19. Preeti Ranjan Panda, Nikil D. Dutt, and Alexandru Nicolau. Memory Issues in Embedded Systems-On-Chip: Optimizations and Exploration. Kluwer Academic Publishers, Norwell, MA, 1999.
20. Stefan M. Petters and Georg Färber. Scheduling analysis with respect to hardware related preemption delay. In In Workshop on Real- Time Embedded Systems, London, United Kingdom, December 3 2001. (Satellite Workshop of The IEEE Real-Time Systems Symposium (RTSS 2001)).
21. Isabelle Puaut and David Decotigny. Low-complexity algorihtms ofr static cache locking in multitasking hard real-time systems. In Proceedings of the 23rd IEEE Real-Time Systems Symposium (RTSS'02), 2002.
22. Jörn Schneider. Cache and pipeline sensitive fixed priority scheduling for preemptive real-time systems. In 21st IEEE Real-Time Systems Symposium, pages 195-204, November 2000.
23. Priedhelm Stappert. Wcet benchmarks, http://www.c-lab.de/home/de/people/people.php?id=Stappert_Friedhelm_00.
24. Jan Staschulat and Rolf Ernst. Cache effects in multi process real-time systems with preemptive scheduling. Technical report, IDA, TU Braunschweig, Germany, November 2003.
25. Jan Staschulat and Rolf Ernst. Crpd independence for multiple process execution. Technical report, IDA, TU Braunschweig, March 2004.
26. Hiroyuki Tomiyama and Nikil D. Dutt. Program path analysis to bound cache-related preemption delay in preemptive real-time systems. In ACM International Symposium on Hardware Software Codesign (CODES), 2000.
27. Fabian Wolf. Behavioral Intervale in Embedded Software. Kluwer Academic Publishers, 2002.
28. Fabian Wolf, Jan Staschulat, and Rolf Ernst. Hybrid cache analysis in running time verification of embedded software. Design Automation for Embedded Systems, 2002.