ParaScale: Exploiting parametric timing analysis for real-time schedulers and dynamic voltage scaling

Proceedings - Real-Time Systems Symposium

Volumn , Issue , 2005, Pages

  Mohan, Sibin ^a   Mueller, Frank ^a   Hawkins, William ^b   Root, Michael ^c   Healy, Christopher ^c   Whalley, David ^d  

^a North Carolina State University   (United States)

^b University of Illinois at Urbana Champaign   (United States)

^c FURMAN UNIVERSITY   (United States)

^d Florida State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DYNAMIC VOLTAGE SCALING; HARD REAL-TIME SYSTEMS; LOWER-POWER CONSUMPTION; PARAMETRIC -ANALYSIS; PARAMETRIC APPROACH; REAL-TIME SCHEDULERS; STATIC TIMING ANALYSIS; WORST-CASE EXECUTION TIME;

REAL TIME SYSTEMS; SCHEDULING;

VOLTAGE STABILIZING CIRCUITS;

EID: 84879352073     PISSN: 10528725     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTSS.2005.33     Document Type: Conference Paper

References (46)

1. N. AbouGhazaleh, B. Childers, D. Mosse, R. Melhem, and M. Craven. Energy management for real-time embedded applications with compiler support. In ACMSIGPLAN Conference on Language, Compiler, and Tool Support for Embedded Systems, June 2003.
2. N. AbouGhazaleh, D. Mosse, B. Childers, and R. Melhem. Toward the placement of power management points in real time applications. In Workshop on Compilers and Operating Systems for Low Power, Sept. 2001.
3. N. AbouGhazaleh, D. Mosse, B. Childers, R. Melhem, and M. Craven. Collaborative operating system and compiler power management for real-time applications. In IEEE Real-Time Embedded Technology and Applications Symposium, May 2003.
4. A. Anantaraman, K. Seth, K. Patil, E. Rotenberg, and F. Mueller. Virtual simple architecture (VISA): Exceeding the complexity limit in safe real-time systems. In International Symposium on Computer Architecture, pages 250-261, June 2003.
5. A. Anantaraman, K. Seth, K. Patil, E. Rotenberg, and F. Mueller. Enforcing safety of real-time schedules on contemporary processors using a virtual simple architecture (visa). In IEEE Real-Time Systems Symposium, pages 114-125, Dec. 2004.
6. H. Aydin, R. Melhem, D. Mosse, and P. Mejia-Alvarez. Dynamic and agressive scheduling techniques for power-aware real-time systems. In IEEE Real-Time Systems Symposium, Dec. 2001.
7. G. Bernat and A. Burns. An approach to symbolic worstcase execution time analysis. In 25th IFAC Workshop on Real-Time Programming, May 2000.
8. G. Bernat, A. Colin, and S. Petters. Wcet analysis of probabilistic hard real-time systems. In IEEE Real-Time Systems Symposium, Dec. 2002.
9. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In Proceedings of the 27th Annual International Symposium on Computer Architecture, pages 83-94, Vancouver, British Columbia, June 2000. IEEE Computer Society and ACM SIGARCH.
10. D. Burger, T. Austin, and S. Bennett. Evaluating future microprocessors: The simplescalar toolset. Technical Report CS-TR-96-1308, University of Wisconsin-Madison, CS Dept., July 1996.
11. C-Lab. Wcet benchmarks. Available from http://www.clab. de/home/en/download.html.
12. R. Chapman, A. Burns, and A. Wellings. Combining static worst-case timing analysis and program proof. Real-Time Systems, 11(2):145-171, 1996.
13. A. Colin and I. Puaut. Worst case execution time analysis for a processor with branch prediction. Real-Time Systems, 18(2/3):249-174, 2001.
14. J. K. D. Shin and S. Lee. Intra-task voltage scheduling for low-energy hard real-time applications. In IEEE Design and Test of Computers, March 2001.
15. C. Ferdinand and R. Wilhelm. Efficient and precise cache behavior prediction for real-time systems. Real-Time Systems, 17(2/3):131-181, Nov. 1999.
16. K. Govil, E. Chan, and H. Wasserman. Comparing algorithms for dynamic speed-setting of a low-power cpu. In 1st Int'l Conference on Mobile Computing and Networking, Nov 1995.
17. F. Gruian. Hard real-time scheduling for low energy using stochastic data and dvs processors. In Proceedings of the International Symposium on Low-Power Electronics and Design ISLPED'01, Aug 2001.
18. D. Grunwald, P. Levis, C. M. III, M. Neufeld, and K. Farkas. Policies for dynamic clock scheduling. In Symp. on Operating Systems Design and Implementation, Oct 2000.
19. M. Harmon, T. P. Baker, and D. B. Whalley. A retargetable technique for predicting execution time. In IEEE Real-Time Systems Symposium, pages 68-77, Dec. 1992.
20. C. A. Healy, R. D. Arnold, F. Mueller, D. Whalley, and M. G. Harmon. Bounding pipeline and instruction cache performance. IEEE Transactions on Computers, 48(1):53-70, Jan. 1999.
21. C. A. Healy, D. B. Whalley, and M. G. Harmon. Integrating the timing analysis of pipelining and instruction caching. In IEEE Real-Time Systems Symposium, pages 288-297, Dec. 1995.
22. D. Kang, S. Crago, and J. Suh. A fast resource synthesis technique for energy-efficient real-time systems. In IEEE Real-Time Systems Symposium, Dec. 2002.
23. Y.-H. Lee and C. M. Krishna. Voltage-clock scaling for low energy consumption in fixed-priority real-time systems. Real-Time Syst., 24(3):303-317, 2003.
24. Y.-T. S. Li, S. Malik, and A.Wolfe. Cache modeling for realtime software: Beyond direct mapped instruction caches. In IEEE Real-Time Systems Symposium, pages 254-263, Dec. 1996.
25. S.-S. Lim, Y. H. Bae, G. T. Jang, B.-D. Rhee, S. L. Min, C. Y. Park, H. Shin, and C. S. Kim. An accurate worst case timing analysis for RISC processors. In IEEE Real-Time Systems Symposium, pages 97-108, Dec. 1994.
26. C. Liu and J. Layland. Scheduling algorithms for multiprogramming in a hard-real-time environment. J. of the Association for Computing Machinery, 20(1):46-61, Jan. 1973.
27. Y. Liu and A. K. Mok. An integrated approach for applying dynamic voltage scaling to hard real-time systems. In Proceedings of the ninth IEEE Real-Time and Embedded Technology and Applications Symposium, May 2003.
28. K. Lundqvist and G.Wall. Using object oriented methods in Ada 95 to implement linda. In Ada Europe, 1996.
29. T. Mitra and A. Roychoudhury. A framework to model branch prediction for wcet analysis. In 2nd Workshop on Worst Case Execution Time Analysis (WCET), June 2002.
30. S. Mohan, F. Mueller, D. Whalley, and C. Healy. Timing analysis for sensor network nodes of the atmega processor family. In IEEE Real-Time Embedded Technology and Applications Symposium, pages 405-414, Mar. 2005.
31. D. Mosse, H. Aydin, B. Childers, and R.Melhem. Compilerassisted dynamic power-aware scheduling for real-time applications. In Workshop on Compilers and Operating Systems for Low Power, Oct. 2000.
32. F. Mueller. Timing analysis for instruction caches. Real-Time Systems, 18(2/3):209-239, May 2000.
33. C. Y. Park. Predicting program execution times by analyzing static and dynamic program paths. Real-Time Systems, 5(1):31-61, Mar. 1993.
34. T. Pering, T. Burd, and R. Brodersen. The simulation of dynamic voltage scaling algorithms. In Symp. on Low Power Electronics, 1995.
35. P. Pillai and K. Shin. Real-time dynamic voltage scaling for low-power embedded operating systems. In Symposium on Operating Systems Principles, 2001.
36. P. Puschner and C. Koza. Calculating the maximum execution time of real-time programs. Real-Time Systems, 1(2):159-176, Sept. 1989.
37. S. Saewong and R. Rajkumar. Practical voltage-scaling for fixed-priority rt-systems. In Proceedings of the ninth IEEE Real-Time and Embedded Technology and Applications Symposium, May 2003.
38. K. Seth, A. Anantaraman, F. Mueller, and E. Rotenberg. Fast: Frequency-aware static timing analysis. In IEEE Real-Time Systems Symposium, pages 40-51, Dec. 2003.
39. Y. Shin, K. Choi, and T. Sakurai. Power optimization of real-time embedded systems on variable speed processors. In Int'l Conf. on Computer-Aided Design, 2000.
40. S. Thesing, J. Souyris, R. Heckmann, F. R. andM. Langenbach, R. Wilhelm, and C. Ferdinand. An Abstract Interpretation-Based Timing Validation of Hard Real-Time Avionics. In Proceedings of the International Performance and Dependability Symposium (IPDS), June 2003.
41. X. Vera, B. Lisper, and J. Xue. Data caches in multitasking hard real-time systems. In IEEE Real-Time Systems Symposium, Dec. 2003.
42. E. Vivancos, C. Healy, F. Mueller, and D.Whalley. Parametric timing analysis. In ACM SIGPLAN Workshop on Language, Compiler, and Tool Support for Embedded Systems, volume 36 of ACM SIGPLAN Notices, pages 88-93, Aug. 2001.
43. J. Wegener and F. Mueller. A comparison of static analysis and evolutionary testing for the verification of timing constraints. Real-Time Systems, 21(3):241-268, Nov. 2001.
44. M. Weiser, B. Welch, A. Demers, and S. Shenker. Scheduling for reduced cpu energy. In 1st Symp. on Operating Systems Design and Implementation, Nov 1994.
45. R. T. White, F. Mueller, C. Healy, D. Whalley, and M. G. Harmon. Timing analysis for data and wrap-around fill caches. Real-Time Systems, 17(2/3):209-233, Nov. 1999.
46. F. Zhang and S. T. Chanson. Processor voltage scheduling for real-time tasks with non-preemptable sections. In IEEE Real-Time Systems Symposium, Dec. 2002.