Bounding loop iterations for timing analysis

Real-Time Technology and Applications - Proceedings

Volumn , Issue , 1998, Pages 12-21

  Healy, Christopher ^a   Sjodin, Mikael ^b   Rustagi, Viresh ^c   Whalley, David ^a  

^a Florida State University   (United States)

^b UPPSALA UNIVERSITY   (Sweden)

^c Objectime Inc   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ACCURATE TIMING; COMPLEMENTARY METHODS; LOOP INVARIANTS; LOOP ITERATION; NUMBER OF ITERATIONS; REAL TIME PROGRAMS; STATIC TIMING ANALYZERS; TIMING ANALYSIS;

FORECASTING; REAL TIME SYSTEMS;

ALGORITHMS; ITERATIVE METHODS; OPTIMIZATION; PIPELINE PROCESSING SYSTEMS;

TIMING ANALYSIS;

EID: 0031644971     PISSN: 10801812     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTTAS.1998.683183     Document Type: Conference Paper

References (17)

1. M. E. Benitez and J. W. Davidson, "A Portable Global Optimizer and Linker, " Proceedings of the SIGPLAN '88 Symposium on Programming Language Design and Implementation, pp. 329-338 (June 1988).
2. J. Hennessy and D. Patterson, Computer Architecture: A Quantitative Approach, Second Edition, Morgan Kaufmann, San Francisco, CA (1996).
3. M. Lam, "Software Pipelining: An Effective Scheduling Technique for VLIW Machines, " Proceedings of the SIGPLAN '88 Symposium on Programming Language Design and Implementation, pp. 318-328 (June 1988).
4. H. S. Stone, High-Performance Computer Architecture, Second Edition, Addison Wesley, Reading, MA (1990).
5. C. Y. Park and A. C. Shaw, "Experiments with a Program Timing Tool Based on a Source-Level Timing Schema, " Computer 24(5) pp. 48-57 (May 1991).
6. Y. S. Li, S. Malik, and A. Wolfe, "Efficient Microarchitecture Modeling and Path Analysis for Real-Time Software, " Proceedings of the Sixteenth IEEE Real-Time Systems Symposium, (December 1995).
7. R. Chapman, A. Wellings, and A. Burns, "Integrated Program Proof and Worst Case Timing Analysis of SPARK Ada, " Proceedings of the ACM SIGPLAN Workshop on Language, Compiler, and Tool Support for Real-Time Systems, (June 1994).
8. P. Puschner and C. Koza, "Calculating the Maximum Execution Time of Real-Time Programs, " Real-Time Systems 1(2) pp. 159-176 (September 1989).
9. E. Kligerman and A. Stoyenko, "Real-Time Euclid: A Language for Reliable Real-Time Systems, " IEEE Transactions on Software Engineering 12(9) pp. 941-949 (September 1986).
10. A. Ermedahl and J. Gustafsson, "Deriving Annotations for Tight Calculation of Execution Time, " Proceedings of European Conference on Parallel Processing, pp. 1298-1307 (August 1997).
11. R. Arnold, F. Mueller, D. Whalley, and M. Harmon, "Bounding Worst-Case Instruction Cache Performance, " Proceedings of the Fifteenth IEEE Real-Time Systems Symposium, pp. 172-181 (December 1994).
12. C. A. Healy, D. B. Whalley, and M. G. Harmon, "Integrating the Timing Analysis of Pipelining and Instruction Caching, " Proceedings of the Sixteenth IEEE Real-Time Systems Symposium, pp. 288-297 (December 1995).
13. R. T. White, F. Mueller, C. A. Healy, D. B. Whalley, and M. G. Harmon, "Timing Analysis for Data Caches and Set-Associative Caches, " Proceedings of the IEEE Real-Time Technology and Applications Symposium, pp. 192-202 (June 1997).
14. A. V. Aho, R. Sethi, and J. D. Ullman, Compilers Principles, Techniques, and Tools, Addison-Wesley, Reading, MA (1986).
15. L. Ko, C. Healy, E. Ratliff, R. Arnold, D. Whalley, and M. Harmon, "Supporting the Specification and Analysis of Timing Constraints, " Proceedings of the IEEE Real-Time Technology and Applications Symposium, pp. 170-178 (June 1996).
16. C. A. Healy, Addressing Data Dependencies for Timing Analysis, PhD Prospectus, Florida State University (April 1998).
17. Texas Instruments, Inc., Product Preview of the TMS390S10 Integrated SPARC Processor, 1993.