Voltage-clock scaling for low energy consumption in fixed-priority real-time systems

Real-Time Systems

Volumn 24, Issue 3, 2003, Pages 303-317

  Lee, Yann Hang ^a   Krishna, C M ^b  

^a Arizona State University   (United States)

^b University of Massachusetts   (United States)

Author keywords

Low power designs; Real time embedded systems; Scheduling; Voltage scaling

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; DIGITAL CONTROL SYSTEMS; DIGITAL SIGNAL PROCESSING; ELECTRIC POWER SUPPLIES TO APPARATUS; EMBEDDED SYSTEMS; NUMERICAL METHODS; OPTIMIZATION; THEOREM PROVING;

REAL-TIME EMBEDDED SYSTEM; VOLTAGE CLOCK SCALING;

REAL TIME SYSTEMS;

EID: 0038682021     PISSN: 09226443     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1022864617640     Document Type: Article

References (19)

1. Amirtharajah, R., and Chandrakasan, A. 1997, Self-powered low power signal processing. IEEE Symposium on VLSI Circuits, pp. 25-26.
2. Arshak, K. I. and Almukhtar, B. 1999, The design and development of a novel flyback planar transformer for high frequency switch mode DC-DC converter applications-Part 1. 22nd IEEE International Conference on Microelectronics, pp. 505-508.
3. Audsley, N., Burns, A., Richardson, M., and Wellings, A. 1991. Hard real-time scheduling: the deadline-monotonic approach. In Eighth IEEE Workshop on Real-Time Operating Systems and Software, pp. 133-137.
4. Chang, J.-M., and Pedram, M. 1997. Energy minimization using multiple supply voltages. IEEE Transactions on VLSI Systems 5(4):436-443.
5. Govil, K., Chan, E., and Wasserman, H. 1995. Comparing algorithms for dynamic speed-setting of a low-power CPU. In Proceedings of the 1st International Conference on Mobile Computing and Networking, MOBICOM 1995, November, pp. 13-25.
6. Hong, I., Kirovski, D., Qu, G., Potkonjak, M., and Srivastava, M. B. 1998. Power optimization of variable voltage core-based systems. In Proceedings - Design Automation Conference, pp. 176-181.
7. Ishihara, T., and Yasuura, H. 1998. Voltage scheduling problem for dynamically variable voltage processors. International Symposium on Low Power Electronics and Design, August, pp. 197-202.
8. Krishna, C. M., and Shin, K. G. 1997. Real-time Systems. New York: McGraw-Hill.
9. Lehoczky, J., Sha, L., and Ding, Y. 1989. The rate-monotonic scheduling algorithm: exact characteristics and average case behavior. In Proceedings of the IEEE Real-Time Systems Symposium, December, pp. 166-171.
10. Lehoczky, J. 1990. Fixed priority scheduling for periodic task sets with arbitrary deadlines. In Proceedings of the IEEE Real-Time Systems Symposium, December, pp. 201-209.
11. Liu, C. L., and Layland, J. W., 1973. Scheduling algorithms for multiprogramming in hard real time environment. Journal of the Association for Computing Machinery 20(1): 46-61.
12. Mangat, S., Xi, Y., Jain, P. K., and Liu, Y. F., 1998. A modified asymmetrical pulse-width-modulated resonant DC/DC converter topology, 29th Annual IEEE Power Electronics Specialists Conference, pp. 662-668.
13. MPC860 PowerPC Hardware Specification 1998. MPC860EC/D, Motorola, December.
14. Pering, T., Burd, T., and Brodersen, R. 1998. The simulation and evaluation of dynamic voltage scaling algorithms. In International Symposium on Low Power Electronics and Design, August, pp. 76-81.
15. Raghunathan, A., Jha, N., and Dey, S. 1998. High-level Power Analysis and Optimization, Boston: MA: Kluwer Academic Publishers.
16. Weiser, M., Wilch, B., Demers, A., and Shenker, S. 1994. Scheduling for reduced CPU energy. In Proceedings of the 1st USENIX A Static Task-Orient Scheduling Symposium on Operating Systems Design and Implementation, November, pp. 13-23.
17. Yeap, G. K. 1998. Practical Low Power Digital VLSI Design. Boston, MA: Kluwer Academic Publishers.
18. Yao, F., Demers, A., and Shenker, A. 1995. A scheduling model for reduced CPU energy. IEEE Foundations of Computer Science, pp. 374-382.
19. Introduction to Thumb, Version 2.0, March 1995, ARM DVI-0001A, Advanced RISC Machines Ltd.