Scheduling analysis of real-time systems with precise modeling of cache related preemption delay

Proceedings - Euromicro Conference on Real-Time Systems

Volumn 2005, Issue , 2005, Pages 41-48

  Staschulat, Jan ^a   Schliecker, Simon ^a   Ernst, Rolf ^a  

^a TECHNICAL UNIVERSITY OF BRAUNSCHWEIG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BUFFER STORAGE; COMPUTER SIMULATION; DATA FLOW ANALYSIS; EMBEDDED SYSTEMS; POLYNOMIALS; SCHEDULING;

POLYNOMIAL ALGORITHMS; PREEMPTIVE SCHEDULING; REAL-TIME SCHEDULING ANALYSIS; TIMING ANALYSIS;

REAL TIME SYSTEMS;

EID: 33749059169     PISSN: 10683070     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ECRTS.2005.26     Document Type: Conference Paper

References (16)

1. ARM Developer Suite, (ADS) version 1.2. http://www.arm.com.
2. A. Burns. Preemptive priority based scheduling, chapter An appropriate engineering approach, pages 225-248. Prentice-Hall International, Inc., 1994.
3. J. V. Busquets-Mataix, D. Gil, P. Gil, and A. Wellings. Techniques to increase the schedulable utilization of cache-based preemptive real-time systems. Journal of System Architecture, 46:357-378, 2000.
4. M. Campoy, A. P. Ivars, and J. V. Busquets-Mataix. Static use of locking caches in multitask preemptive real-time systems. In IEEE Real-Time Embedded System Workshop, December 2001.
5. A. Datta, S. Choudhury, A. Basu, H. Tomiyama, and N. Dutt. Satisfying timing constraints of preemptive real-time tasks through task layout technique. In IEEE VLSI Design, pages 97-102, January 2001.
6. S.-S. L. et al. An accurate worst case timing analysis for rise processors. IEEE Transactions on Software Engineering, 21(7):593-603, July 1995.
7. Infineon. Tricore 1 manual http://www.infineon.com.
8. M. Joseph and P. Pandya. Finding response times in a real-time system. The Computer Journal (British Computer Society), 29:390-395, Oct. 1986.
9. D. B. Kirk. Smart (strategic memory allocation for real-time) cache design. In IEEE Real-Time Systems Symposium, pages 229-239, 1989.
10. C.-G. Lee, K. Lee, and J. H. et al. Bounding cache-related preemption delay for real-time systems. IEEE Transactions on software engineering, 27(9): 805-826, November 2001.
11. J. Liedtke, H. Härtig, and M. Hohmuth. Os-controlled cache predictability for real-time systems. In RTAS, Montreal, Canada, June 9-11 1997.
12. H. S. Negi, T. Mitra, and A. Roychoudhury. Accurate estimation of cache-related preemption delay. In CODES+ISSS'03, Newport Beach, CA, USA, Oct. 2003.
13. P. R. Panda, N. D. Dutt, and A. Nicolau. Memory Issues in Embedded Systems-On-Chip: Optimizations and Exploration. Kluwer Academic Publishers,Norwell, MA, 1999.
14. S. M. Petters and G. Färber. Scheduling analysis with respect to hardware related preemption delay. In Workshop on Real-Time Embedded Systems, London, UK, Dec. 2001.
15. I. Puaut and D. Decotigny. Low-complexity algorihtms for static cache locking in multitasking hard real-time systems. In RTSS, 2002.
16. J. Staschulat and R. Ernst. Multiple process execution in cache related preemption delay analysis. In EMSOFT, Pisa, Italy, Sept. 2004.