CPM in CMPs: Coordinated power management in chip-multiprocessors

2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis, SC 2010

Volumn , Issue , 2010, Pages

  Mishra, Asit K ^a   Srikantaiah, Shekhar ^a   Kandemir, Mahmut ^a   Das, Chita R ^a  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COORDINATED POWER; DYNAMIC VOLTAGE AND FREQUENCY SCALING; FEEDBACK-BASED CONTROL; IN-CHIP; LOCAL CONTROLLERS; MULTIPLE CLOCK DOMAINS; NON-TRIVIAL; POWER CONSUMPTION; POWER LEVELS; POWER PROBLEM; TIME VARYING; WORKLOAD CHARACTERISTICS;

ENERGY MANAGEMENT; FLUIDIZED BED COMBUSTION; FREQUENCY RESPONSE; HAND HELD COMPUTERS;

ELECTRIC POWER UTILIZATION;

EID: 78650819652     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SC.2010.15     Document Type: Conference Paper

References (42)

1. Intel pentium m processor on 90 nm process with 2-mb l2 cache datasheet, january 2006. http://download.intel.com/design/mobile/datashts/30218908.pdf.
2. C. Bienia, S. Kumar, J. P. Singh, and K. Li. The PARSEC Benchmark Suite: Characterization and Architectural Implications. In Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, 2008.
3. S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarzi, and V. De. Parameter variations and impact on circuits and microarchitecture. In DAC'03: Proceedings of the 40th annual Design Automation Conference, 2003.
4. K. A. Bowman, A. R. Alameldeen, S. T. Srinivasan, and C. B. Wilkerson. Impact of die-to-die and within-die parameter variations on the throughput distribution of multi-core processors. In Proceedings of the International Symposium on Low Power Electronics and Design, 2007.
5. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: a framework for architectural-level power analysis and optimizations. SIGARCH Comput. Archit. News, 28(2), 2000.
6. A. Das, S. Ozdemir, G. Memik, and A. Choudhary. Evaluating voltage islands in cmps under process variations. In ICCD'07: Proceedings of the International Conference on Computer Design, 2007.
7. R. Das, J. O. Kephart, C. Lefurgy, G. Tesauro, D. W. Levine, and H. Chan. Autonomic multi-agent management of power and performance in data centers. In Proceedings of the International Conference on Autonomous agents and multiagent systems, 2008.
8. J. D. Davis, J. Laudon, and K. Olukotun. Maximizing cmp throughput with mediocre cores. In PACT'05: Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, 2005.
9. J. Donald and M. Martonosi. Techniques for multicore thermal management: Classification and new exploration. In ISCA'06: Proceedings of the 33rd annual international symposium on Computer Architecture, 2006.
10. G. F. Franklin, M. L. Workman, and D. Powell. Digital Control of Dynamic Systems. Addison-Wesley Longman Publishing Co., Inc., 1997.
11. S. Garg and D. Marculescu. System-level throughput analysis for process variation aware multiple voltage-frequency island designs. ACM Trans. Des. Autom. Electron. Syst., 13(4), 2008.
12. M. Gomaa, M. D. Powell, and T. N. Vijaykumar. Heat-andrun: leveraging smt and cmp to manage power density through the operating system. SIGOPS Oper. Syst. Rev., 38(5), 2004.
13. J. L. Hellerstein, Y. Diao, S. Parekh, and D. M. Tilbury. Feedback Control of Computing Systems. John Wiley & Sons, 2004.
14. S. Herbert and D. Marculescu. Analysis of dynamic voltage/frequency scaling in chip-multiprocessors. In ISLPED'07: Proceedings of the International Symposium on Low power Electronics and Design, 2007.
15. S. Herbert and D. Marculescu. Variation-aware dynamic voltage/frequency scaling. In Proceedings of the International Symposium on High-Performance Computer Architecture, 2009.
16. E. Humenay, D. Tarjan, and K. Skadron. Impact of process variations on multicore performance symmetry. In Proceedings of the conference on Design, Automation and Test in Europe, 2007.
17. C. Isci, A. Buyuktosunoglu, C.-Y. Cher, P. Bose, and M. Martonosi. An analysis of efficient multi-core global power management policies: Maximizing performance for a given power budget. In Proceedings of the International Symposium on Microarchitecture, 2006.
18. A. Iyer and D. Marculescu. Power and performance evaluation of globally asynchronous locally synchronous processors. In ISCA'02: Proceedings of the 29th annual international symposium on Computer architecture, 2002.
19. A. Iyer and D. Marculescu. Power efficiency of voltage scaling in multiple clock, multiple voltage cores. In Proceedings of the International Conference on Computer-Aided Design, 2002.
20. P. Juang, Q. Wu, L.-S. Peh, M. Martonosi, and D. W. Clark. Coordinated, distributed, formal energy management of chip multiprocessors. In ISLPED'05: Proceedings of the 2005 international symposium on Low power electronics and design, 2005.
21. W. Kim, M. S. Gupta, G.-Y. Wei, and D. Brooks. System level analysis of fast, per-core DVFS using on-chip switching regulators. In Proceedings of the 14th International Symposium on High-Performance Computer Architecture (HPCA), 2008.
22. D. E. Lackey et al. Managing power and performance for system-on-chip designs using voltage islands. In ICCAD'02: Proceedings of the 2002 IEEE/ACM Intn. Conf. on Comp.-aided design, 2002.
23. J. Li and J. F. Martinez. Dynamic power-performance adaptation of parallel computation on chip multiprocessors. In HPCA'06: Proceedings of the Twelfth International Symposium on High-Performance Computer Architecture, 2006.
24. G. Magklis, P. Chaparro, J. González, and A. González. Independent front-end and back-end dynamic voltage scaling for a gals microarchitecture. In ISLPED'06: Proceedings of the 2006 international symposium on Low power electronics and design, 2006.
25. P. S. Magnusson et al. Simics: A full system simulation platform. Computer, 35(2):50-58, 2002.
26. M. Martin et al. Multifacet's general execution-driven multiprocessor simulator (gems) toolset. SIGARCH Comput. Archit. News, 2005.
27. C. McNairy and D. Soltis. Itanium 2 processor microarchitecture. IEEE Micro, 23(2), 2003.
28. K. Meng, R. Joseph, R. P. Dick, and L. Shang. Multi-optimization power management for chip multiprocessors. In PACT'08: Proceedings of the 17th international conference on Parallel architectures and compilation techniques, 2008.
29. M. Monchiero, R. Canal, and A. Gonzalez. Power/performance/thermal design-space exploration for multicore architectures. IEEE Trans. Parallel Distrib. Syst., 19(5), 2008.
30. K. Niyogi and D. Marculescu. Speed and voltage selection for gals systems based on voltage/frequency islands. In ASP-DAC'05: Proceedings of the 2005 conference on Asia South Pacific design automation, 2005.
31. R. Raghavendra, P. Ranganathan, V. Talwar, Z. Wang, and X. Zhu. No"power" struggles: coordinated multi-level power management for the data center. SIGARCH Comput. Archit. News, 36(1), 2008.
32. L. Ramos and R. Bianchini. C-oracle: Predictive thermal management for data centers. In HPCA'08: Proceedings of the 14th IEEE Intern. Symp. on High-Performance Computer Archit., 2008.
33. G. Semeraro et al. Dynamic frequency and voltage control for a multiple clock domain microarchitecture. In MICRO 35: Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, 2002.
34. G. Semeraro et al. Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling. In HPCA'02: Proceedings of the 8th International Symposium on High- Performance Computer Architecture, 2002.
35. K. Skadron, M. R. Stan, K. Sankaranarayanan, W. H. S. Velusamy, and D. Tarjan. Temperature-aware microarchitecture: Modeling and implementation. ACM Trans. Archit. Code Optim. (TACO), 2004.
36. R. Teodorescu and J. Torrellas. Variation-aware application scheduling and power management for chip multiprocessors. In ISCA'08: Proceedings of the 35th International Symposium on Computer Architecture, 2008.
37. X. Wang and M. Chen. Cluster-level feedback power control for performance optimization. In HPCA'08: Proceedings of the 14th IEEE International Symposium on High-Performance Computer Architecture, 2008.
38. Y. Wang, K. Ma, and X. Wang. Temperature-constrained power control for chip multiprocessors with online model estimation. In ISCA'09: Proceedings of the 36th International Symposium on Computer Architecture, 2009.
39. Q. Wu, P. Juang, M. Martonosi, and D. W. Clark. Formal online methods for voltage/frequency control in multiple clock domain microprocessors. SIGARCH Comput. Archit. News, 32(5):248-259, 2004.
40. Z. Yu and B. Baas. Implementing tile-based chip multiprocessors with gals clocking styles. ICCD'06: International Conference on Computer Design, 2006.
41. Z. Yu and B. M. Baas. Performance and power analysis of globally asynchronous locally synchronous multi-processor systems. In ISVLSI'06: Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, 2006.
42. Y. Zhang et al. Hotleakage: A temperature-aware model of subthreshold and gate leakage for architects, Tech. Report CS-2003-05, Univ. of Virginia, 2003.