Performance and power analysis of globally asynchronous locally synchronous multi-processor systems

Proceedings - IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures 2006

Volumn 2006, Issue , 2006, Pages 378-383

  Yu, Zhiyi ^a   Baas, Bevan M ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCK DOMAINS; GLOBALLY ASYNCHRONOUS LOCALLY SYNCHRONOUS (GALS) MULTI-PROCESSOR SYSTEMS; GLOBALLY SYNCHRONOUS SYSTEMS; VOLTAGE SCALING;

COMPUTATIONAL METHODS; DIGITAL SIGNAL PROCESSING; ENERGY EFFICIENCY; SYNCHRONIZATION; SYNCHRONOUS MACHINERY; TELECOMMUNICATION LINKS; THROUGHPUT;

MULTIPROCESSING SYSTEMS;

EID: 33749353560     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISVLSI.2006.72     Document Type: Conference Paper

References (15)

1. S. Borkar et al., "Parameter variations and impact on circuits and microarchitecture," in DAC, 2003, pp. 338-342.
2. T. Meincke et al., "Globally asynchronous locally synchronous architecture for large high-performance asics," in ISCAS, May 1999, pp. 512-515.
3. A. Iyer et al., "Power and performance evaluation of globally asynchronous locally synchronous processors," in ISCA.
4. E. Talpes and D. Marculescu, "A critical analysis of application-adaptive multiple clock processor," in ISLPED.
5. G. Semeraro et al., "Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling," in HPCA, 2002, pp. 29-40.
6. A. Upadhyay et al., "Optimal partitioning of globally asynchronous locally synchronous processor arrays," in GLSVLSI, 2004, pp. 26-28.
7. S. Naffziger et al., "The implementation of a 2-core multi-threaded Itanium family processor," in ISSCC, 2005.
8. M. B. Taylor et al., "The raw microprocessor: A computational fabric for software circuits and general purpose programs," IEEE Micro, pp. 25-35, 2002.
9. D. A. Patterson et al., Computer Architecture - A Quantitative Approach, Morgan Kaufmann, second edition, 1999.
10. R. Apperson, "A dual-clock FIFO for the reliable transfer of high-throughput data between unrelated clock domains," M.S. thesis, UC Davis, 2004.
11. Z. Yu et al., "An asynchronous array of simple processors for DSP applications," in ISSCC, Feb. 2006.
12. M. Meeuwsen et al., "A full-rate software implementation of an IEEE 802.11a compliant digital baseband transmitter," in SiPS, 2004, pp. 297-301.
13. J. Oliver et al., "Synchroscalar: A multiple clock domain, power-aware, tile-based embedded processor," in ISCA.
14. T. Njolstad et al., "A socket interface for gals using locally dynamic voltage scaling for rate-adaptive energy saving," in ASIC/SOC, Sept. 2001, pp. 110-116.
15. K. Nowka et al., "A 32-bit powerpc system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling," JSSC, pp. 1441-1447, Nov. 2002.