Impact of process variations on multicore performance symmetry

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2007, Pages 1653-1658

  Humenay, Eric ^a   Tarjan, David ^a   Skadron, Kevin ^a  

^a University of Virginia

Author keywords

[No Author keywords available]

Indexed keywords

DYNAMIC PROGRAMMING; INTEGRATED CIRCUIT MANUFACTURE; LEAKAGE CURRENTS; POWER CONTROL; SOFTWARE ENGINEERING;

MULTICORE PERFORMANCE SYMMETRY; PROCESS VARIATIONS; THERMAL THROTTLING;

PROGRAM PROCESSORS;

EID: 34548362148     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2007.364539     Document Type: Conference Paper

References (18)

1. M. Ashouei, A. Chatterjee, A. D. Singh, V. De, and T. M. Mak. Statistical estimation of correlated leakage power variation and its application to leakage-aware design. In Proc. VLSI Design 2006, Jan. 2006.
2. S. Balakrishnan, R. Rajwar, M. Upton, and K. Lai. The impact of performance asymmetry in emerging multicore srchitectures. In Proc. ISCA 2005, June 2005.
3. K. Bowman, S. Duvall, and J. Meindl. Impact of Die-to-Die and Within-Die Parameter Fluctuations on the Maximum Clock Frequency Distribution for Gigascale Integration. IEEE J. Solid State Electronics, 37(2):183-90, Feb. 2002.
4. D. Brooks, P. Bose, V. Srinivasan, M. K. Gschwind, P. G. Emma, and M. G. Rosenfield. New methodology for early-stage, microarchitecture-level oower-performance analysis of microprocessors. IBM J. Res. Dev., 47(5-6):653-670, Sep. 2003.
5. Berkeley predictive technology model. http://www-device.eecs.berkeley. edu.
6. J. Cain. Characterization of spatial variability in photolithography. Master's thesis, Univ. of California, Berkeley EECS Dept., Nov. 2002.
7. Y. Cao and L. T. Clark. Mapping Statistical Process Variations Toward Circuit Performance Variability: An Analytical Modeling Approach. In Proc. 42nd DAC, June 2005.
8. W. Huang, M. R. Stan, K. Skadron, K. Sankaranarayanan, and S. Ghosh. Hotspot: A compact thermal modeling method for CMOS VLSI systems. IEEE Trans. VLSI Systems, 14(5):501-513, May 2006.
9. E. Humenay, D. Tarjan, and K. Skadron. Impact of parameter variations on multi-core chips. In Proc. Wkshp. on Architecture Support for Gigascale Integration, June 2006.
10. Y. Li, D. Parikh, Y. Zhang, K. Sankaranarayanan, K. Skadron, and M. Stan. State-preserving vs. non-state preserving leakage control in caches. In Proc. DATE 2004, Feb. 2004.
11. D. Marculescu and E. Taipes. Variability and energy awareness: a microarchitecture-level perspective. In Proc. 42nd DAC, June 2005.
12. M. Moudgill, J. Wellman, and J. Moreno. Environment for PowerPC microarchitectural exploration. IEEE Micro, 19(3):15-25, May/June 1999.
13. M. Orshanksy, L. Milor, and C. Hu. Characterization of spatial intrafield gate CD variability, its impact on circuit performance, and spatial mask-level correction. IEEE Trans. Semiconductor Manufacturing, 17(1):2-11, Feb. 2004.
14. SIA. International Technology Roadmap for Semiconductors, 2005. http://public.itrs.net.
15. J. Tschanz, K. Bowman, and V De. Variation-tolerant Circuits: Circuit Solutions and Techniques. In Proc. 42nd DAC, June 2005.
16. J. Tschanz, J. Kao, S. Narendra, R. Nair, D. Antoniadis, A. Chandrakasan, and V. De. Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. IEEE J. Solid-State Electronics, 37(11):1396-1402, Nov. 2002.
17. H. Wang, M. Miranda, W. Dehaene, F. Catthoor, and K. Maex. Systematic analysis of energy and delay impact of very deep submicron process variability effects in embedded sram modules. In Proc. DATE 2005, Mar. 2005.
18. S. Zhang, V. Wason, and K. Banerjee. A probabilistic framework to estimate full-chips subthreshold leakage power distribution considering within-die and die-to-die P-T-V variations. In Proc. ISLPED 2004, Aug. 2004.