Independent front-end and back-end dynamic voltage scaling for a GALS microarchitecture

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn 2006, Issue , 2006, Pages 49-54

  Magklis, Grigorios ^a   Chaparro, Pedro ^a   González, José ^a   González, Antonio ^a  

^a INTEL CORPORATION   (United States)

Author keywords

DVS; Energy efficiency; GALS; MCD; Microarchitecture

Indexed keywords

DYNAMIC VOLTAGE SCALING; MICROARCHITECTURE;

ENERGY EFFICIENCY; ENERGY UTILIZATION; MICROPROCESSOR CHIPS; VOLTAGE CONTROL; VOLTAGE REGULATORS;

ASYNCHRONOUS MACHINERY;

EID: 34247266595     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1165573.1165586     Document Type: Conference Paper

References (21)

1. D. M. Brooks et al. Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors. IEEE Micro, 20(6), Nov./Dec. 2000.
2. D. Brooks, V. Tiwari and M. Martonosi. Wattch: A Framework for Architectural-Level Power Analysis and Optimization. In International Symposium on Computer Architecture, June 2000.
3. P. Chaparro, G. Magklis, J. González and A. González. Distributing the Frontend for Temperature Reduction. In International Symposium on High-Performance Computer Architecture, Feb. 2005.
4. D. M. Chapiro. Globally Asynchronous Locally Synchronous Systems. PhD thesis, Stanford University, 1984.
5. T. Chelcea and S. M. Nowick. Robust Interfaces for Mixed-Timing Systems with Application to Latency-Insensitive Protocols. In Design Automation Conference, June 2001.
6. T. Fischer et al. A 90-nm Variable Frequency Clock System for a Power-Managed Itanium Architecture Processor. IEEE Journal of Solid State Circuits, 41(1), Jan. 2006.
7. J. González and A. González. Dynamic Cluster Resizing. In International Conference on Computer Design, Oct. 2003.
8. J. González, F. Latorre and A. González. Cache Organizations for Clustered Microarchitectures. In Workshop on Memory Performance Issues, June 2004.
9. P. Hazucha et al Area-Efficient Linear Regulator with Ultra-Fast Load Regulation. IEEE Journal of Solid-State Circuits, 40(4), April 2005.
10. A. Hemani et al. Lowering Power Consumption in Clock by Using Globally Synchronous Locally Synchronous Design Style. In Conference on Design Automation, June 1999.
11. A. Iyer and D. Marculescu. Power and Performance Evaluation of Globally Asynchronous Locally Synchronous Processors. In International Symposium on Computer Architecture, May 2002.
12. 2. In International Conference on Computer Design, Oct. 2004.
13. T. Olsson et al. A Digitally Controlled Low-Power Clock Multiplier for Globally Asynchronous Locally Synchronous Designs. In International Symposium on Circuits and Systems, May 2000.
14. J. M. Parcerisa, J. Sahuquillo, A. González and J. Duato. Efficient Interconnects for Clustered Microarchitectures. In International Conference on Parallel Architectures and Compilation Techniques, Sept. 2002.
15. G. Semeraro et al. Dynamic Frequency and Voltage Control for a Multiple Clock Domain Microarchitecture. In International Symposium on Microarchitecture, Nov. 2002.
16. G. Semeraro et al. Hiding Synchronization Delays in a GALS Processor Microarchitecture. In International Symposium on Asynchronous Circuits and Systems, April 2004.
17. G. Semeraro et al. Energy Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling. In International Symposium on High-Performance Computer Architecture, Feb. 2002,
18. P. Shivakumar and N. P. Jouppi. CACTI 3.0: An Integrated Cache Timing, Power, and Area Model. WRL Research Report 2001/2, Aug. 2001.
19. Q. Wu, P. Juang, M. Martonosi and D. W. Clark. Formal Online Methods for Voltage/Frequency Control in Multiple Clock Domain Microprocessors. In International Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 2004.
20. Q. Wu, P. Juang, M. Martonosi and D. W. Clark. Voltage and Frequency Control with Adaptive Reaction Time in Multiple-Clock-Domain Processors. In International Symposium on High-Performance Computer Architecture, Feb. 2005.
21. Y. Zhang et al. HotLeakage: A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects. Technical Report CS-2003-05, Dept. of Computer Science, University of Virginia, Mar. 2003.