-
1
-
-
84948696213
-
A network on chip architecture and design methodology
-
April
-
S. Kumar, A. Jantsch, J. P. Soininen, M. Forsell, M. Millberg, J. Oberg, K. Tiensyrja, A. Hemani, "A Network on Chip Architecture and Design Methodology", Proceedings of ISVLSI, pp. 117-122, April 2002.
-
(2002)
Proceedings of ISVLSI
, pp. 117-122
-
-
Kumar, S.1
Jantsch, A.2
Soininen, J.P.3
Forsell, M.4
Millberg, M.5
Oberg, J.6
Tiensyrja, K.7
Hemani, A.8
-
2
-
-
0036149420
-
Networks on Chips: A new SoC paradigm
-
Jan.
-
L. Benini, and G. De Micheli, "Networks on Chips: A New SoC Paradigm", IEEE Computers, Vol. 35(1), pp. 70-78, Jan. 2002.
-
(2002)
IEEE Computers
, vol.35
, Issue.1
, pp. 70-78
-
-
Benini, L.1
De Micheli, G.2
-
3
-
-
27344448860
-
Analysis of error recovery schemes for networkson- chips
-
Sep-Oct
-
S. Murali, T. Theocharides, N. Vijaykrishnan, M. J. Irwin, L. Benini, G. De Micheli, "Analysis of Error Recovery Schemes for Networkson- Chips", IEEE Design and Test of Computers, Vol. 22(5), pp. 434-442, Sep-Oct 2005.
-
(2005)
IEEE Design and Test of Computers
, vol.22
, Issue.5
, pp. 434-442
-
-
Murali, S.1
Theocharides, T.2
Vijaykrishnan, N.3
Irwin, M.J.4
Benini, L.5
De Micheli, G.6
-
4
-
-
84893755546
-
Low power error-resilient encoding for on-chip data buses
-
March
-
D. Bertozzi, D. L. Benini, G. De Micheli, "Low Power Error-Resilient Encoding for On-Chip Data Buses", Proceedings of DATE, pp. 102-109, March 2002.
-
(2002)
Proceedings of DATE
, pp. 102-109
-
-
Bertozzi, D.1
Benini, D.L.2
De Micheli, G.3
-
5
-
-
50049104796
-
A low-power and seutolerant switch architecture for network on chips
-
Melbourne, Victoria, Australia, Dec.
-
A. Patooghy, M. Fazeli, S. G. Miremadi, "A Low-Power and SEUTolerant Switch Architecture for Network on Chips", Proceedings of the IEEE/IFIP Pacific Rim International Symposium on Dependable Computing (PRDC 2007), Melbourne, Victoria, Australia, Dec. 2007.
-
(2007)
Proceedings of the IEEE/IFIP Pacific Rim International Symposium on Dependable Computing (PRDC 2007)
-
-
Patooghy, A.1
Fazeli, M.2
Miremadi, S.G.3
-
6
-
-
33845589989
-
Exploring fault-tolerant network-on-chip architectures
-
D. Park, C. Nicopoulos, J. Kim, N. Vijaykrishnan, C.R. Das, "Exploring Fault-Tolerant Network-on-Chip Architectures", International Conference on Dependable Systems and Networks (DSN) 2006, pp. 93.
-
(2006)
International Conference on Dependable Systems and Networks (DSN)
, pp. 93
-
-
Park, D.1
Nicopoulos, C.2
Kim, J.3
Vijaykrishnan, N.4
Das, C.R.5
-
7
-
-
0034245046
-
Towards achieving energy efficiency in presence of deep submicron noise
-
Aug.
-
R. Hegde and N.R. Shanbhag, "Towards Achieving Energy Efficiency in Presence of Deep Submicron Noise", IEEE Transactions on VLSI Systems, vol. 8, no. 4, pp. 379-391, Aug. 2000.
-
(2000)
IEEE Transactions on VLSI Systems
, vol.8
, Issue.4
, pp. 379-391
-
-
Hegde, R.1
Shanbhag, N.R.2
-
8
-
-
34247277804
-
A multipath routing strategy with guaranteed in-order packet delivery and fault- tolerance for networks on chip
-
San Francisco, Calif, USA, July
-
S. Murali, D. Atienza, L. Benini, and G. De Micheli, "A Multipath Routing Strategy with Guaranteed in-order Packet Delivery and Fault- Tolerance for Networks on Chip", Proceedings of the 43rd ACM/IEEE Design Automation Conference (DAC '06), pp. 845-848, San Francisco, Calif, USA, July 2006.
-
(2006)
Proceedings of the 43rd ACM/IEEE Design Automation Conference (DAC '06)
, pp. 845-848
-
-
Murali, S.1
Atienza, D.2
Benini, L.3
De Micheli, G.4
-
9
-
-
34247238842
-
Evaluating SEU and crosstalk effects in network-on-chip routers
-
DOI 10.1109/IOLTS.2006.33, 1655546, Proceedings - IOLTS 2006: 12th IEEE International On-Line Testing Symposium
-
A. P. Frantz, L. Carro, E. F. Cota, F. L. Kastensmidt, "Evaluating SEU and Crosstalk Effects in Network-on-Chip Routers", IOLTS, pp. 191-192, 2006. (Pubitemid 46603896)
-
(2006)
Proceedings - IOLTS 2006: 12th IEEE International On-Line Testing Symposium
, vol.2006
, pp. 191-192
-
-
Frantz, A.P.1
Carro, L.2
Cota, E.3
Kastensmidt, F.L.4
-
10
-
-
69949090868
-
Testing SoC interconnects for signal integrity using boundary scan
-
M. H. Tehranipour, N. Ahmed, M. Nourani, "Testing SoC Interconnects for Signal Integrity Using Boundary Scan", VTS, pp. 158-172, 2003.
-
(2003)
VTS
, pp. 158-172
-
-
Tehranipour, M.H.1
Ahmed, N.2
Nourani, M.3
-
11
-
-
1142287741
-
A fault model notation and error- control scheme for switch-to-switch buses in a network-on-chip
-
Sept
-
H. Zimmer, and A. Jantsch, "A Fault Model Notation and Error- Control Scheme for Switch-to-Switch Buses in a Network-on-Chip", Proceedings of ISSS/CODES, pp. 188-193, Sept 2003.
-
(2003)
Proceedings of ISSS/CODES
, pp. 188-193
-
-
Zimmer, H.1
Jantsch, A.2
-
12
-
-
84954417739
-
Towards on-chip fault- tolerant communication
-
T. Dumitras, S. Kerner, and R. Marculescu, "Towards on-Chip Fault- Tolerant Communication", Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 225-232, 2003.
-
(2003)
Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC)
, pp. 225-232
-
-
Dumitras, T.1
Kerner, S.2
Marculescu, R.3
-
13
-
-
4544376708
-
Fault tolerant algorithms for network-on- chip interconnect
-
M. Pirretti, G. M. Link, R. R. Brooks, N. Vijaykrishnan, M. Kandemir, M. J. Irwin, "Fault Tolerant Algorithms for Network-on- Chip Interconnect", Proceedings of the ISVLSI, 2004.
-
(2004)
Proceedings of the ISVLSI
-
-
Pirretti, M.1
Link, G.M.2
Brooks, R.R.3
Vijaykrishnan, N.4
Kandemir, M.5
Irwin, M.J.6
-
14
-
-
0035398361
-
Exact and efficient crosstalk estimation
-
M. Kuhlmann, and S.S. Sapatnekar, "Exact and Efficient Crosstalk Estimation", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(7), pp 858-866, 2001.
-
(2001)
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
, vol.20
, Issue.7
, pp. 858-866
-
-
Kuhlmann, M.1
Sapatnekar, S.S.2
-
15
-
-
6344285365
-
Error-correction and crosstalk avoidancein DSM busses
-
K. N. Patel, and I. L. Markov, "Error-Correction and Crosstalk Avoidancein DSM Busses", IEEE Transactions on Very Large Scale Integration (VLSI), Vol. 12, pp 1076-1080, 2004.
-
(2004)
IEEE Transactions on Very Large Scale Integration (VLSI)
, vol.12
, pp. 1076-1080
-
-
Patel, K.N.1
Markov, I.L.2
-
17
-
-
84893650459
-
A bus delay reduction technique considering crosstalk
-
K. Hirose, and H. Yasuura, "A Bus Delay Reduction Technique Considering Crosstalk", Proceedings of Design, Automation and Test Europe (DATE), pp. 441-445, 2000.
-
(2000)
Proceedings of Design, Automation and Test Europe (DATE)
, pp. 441-445
-
-
Hirose, K.1
Yasuura, H.2
-
18
-
-
0141738201
-
Active shields: A new approach to shielding global wires
-
Apr.
-
H. Kaul, D. Sylvester, D. Blaauw, "Active shields: a new approach to shielding global wires", Proceedings of Great Lakes Symposium on Very Large Scale Integration (GLS-VLSI), pp. 112-117, Apr. 2002.
-
(2002)
Proceedings of Great Lakes Symposium on Very Large Scale Integration (GLS-VLSI)
, pp. 112-117
-
-
Kaul, H.1
Sylvester, D.2
Blaauw, D.3
-
19
-
-
0034847877
-
Simultaneous shield insertion and net ordering under explicit RLC noise constraint
-
June
-
K. M. Lepak, I. Luwandi, L. He, "Simultaneous Shield Insertion and Net Ordering under Explicit RLC Noise Constraint", Proceedings of Design Automation Conference (DAC), pp. 199-202, June 2001.
-
(2001)
Proceedings of Design Automation Conference (DAC)
, pp. 199-202
-
-
Lepak, K.M.1
Luwandi, I.2
He, L.3
-
20
-
-
84950134284
-
Analysis and avoidance of cross-talk in on-chip buses
-
Aug.
-
C. Duan, A. Tirumala, S. P. Khatri, "Analysis and Avoidance of Cross-Talk in on-Chip Buses", Hot Interconnects 9, pp. 133-138, Aug. 2001.
-
(2001)
Hot Interconnects
, vol.9
, pp. 133-138
-
-
Duan, C.1
Tirumala, A.2
Khatri, S.P.3
-
22
-
-
84893755546
-
Low power error resilient encoding for on-chip data buses
-
D. Bertozzi, L. Benini, G. D. Micheli, "Low Power Error Resilient Encoding for on-Chip Data Buses", Proceedings of DATE, pp. 102-109, 2002.
-
(2002)
Proceedings of DATE
, pp. 102-109
-
-
Bertozzi, D.1
Benini, L.2
Micheli, G.D.3
-
23
-
-
34248590882
-
Coding for reliable on-chip buses: A class of fundamental bounds and practical codes
-
May
-
S. R. Sridhara, and N. R. Shanbhag, "Coding for Reliable On-Chip Buses: A Class of Fundamental Bounds and Practical Codes", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Volume 26, Issue 5, pp. 977 - 982, May 2007.
-
(2007)
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
, vol.26
, Issue.5
, pp. 977-982
-
-
Sridhara, S.R.1
Shanbhag, N.R.2
-
24
-
-
23744468720
-
Coding for system-on-chip networks: A unified framework
-
June
-
S. R. Sridhara, and N. R. Shanbhag, "Coding for System-on-Chip Networks: A Unified Framework", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 13, no. 6, pp. 655-667, June 2005.
-
(2005)
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
, vol.13
, Issue.6
, pp. 655-667
-
-
Sridhara, S.R.1
Shanbhag, N.R.2
-
25
-
-
24344477537
-
New ECC for crosstalk impact minimization
-
July/Aug
-
D. Rossi, A. K. Nieuwland, A. Katoch, C. Metra, "New ECC for Crosstalk Impact Minimization", IEEE Design and Test of Computers, vol. 22, no. 4, pp. 340-348, July/Aug. 2005.
-
(2005)
IEEE Design and Test of Computers
, vol.22
, Issue.4
, pp. 340-348
-
-
Rossi, D.1
Nieuwland, A.K.2
Katoch, A.3
Metra, C.4
-
26
-
-
0041633582
-
Energy-aware system design: A survey of techniques for energy efficient on- chip communication
-
V. Raghunathan, M. B. Srivastava, R. K. Gupta, "Energy-Aware System Design: A Survey of Techniques for Energy Efficient On- Chip Communication", Design Automation Conference (DAC), pp. 900-905, 2003.
-
(2003)
Design Automation Conference (DAC)
, pp. 900-905
-
-
Raghunathan, V.1
Srivastava, M.B.2
Gupta, R.K.3
-
27
-
-
35048834531
-
Bus-invert coding for low-power I/O
-
Mar.
-
M. R. Stan and W. P. Burleson, "Bus-Invert coding for Low-Power I/O, " IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 3, no. 1, pp. 49-58, Mar. 1995.
-
(1995)
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
, vol.3
, Issue.1
, pp. 49-58
-
-
Stan, M.R.1
Burleson, W.P.2
-
28
-
-
70350622990
-
Crosstalk-aware channel coding schemes for energy efficient and reliable NOC interconnects
-
March
-
A. Ganguly, P. P. Pande, B. Belzer, "Crosstalk-Aware Channel Coding Schemes for Energy Efficient and Reliable NOC Interconnects", IEEE Transactions on Very Large Scale Integration (VLSI) Systems,, Vol. 17, No. 11., March 2009, pp. 1626-1639.
-
(2009)
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
, vol.17
, Issue.11
, pp. 1626-1639
-
-
Ganguly, A.1
Pande, P.P.2
Belzer, B.3
-
29
-
-
78650722718
-
-
http://ptm.asu.edu/.
-
-
-
-
30
-
-
0034315408
-
Compact distributed RLC interconnect models-Part II: Coupled line transient expressions and peak crosstalk in multilevel networks
-
J.A. Davis, J. D. Meindl, "Compact distributed RLC interconnect models-Part II: Coupled line transient expressions and peak crosstalk in multilevel networks", IEEE Transactions on Electron Devices, Vol. 47, 2000, pp. 2078 - 2087.
-
(2000)
IEEE Transactions on Electron Devices
, vol.47
, pp. 2078-2087
-
-
Davis, J.A.1
Meindl, J.D.2
|