Pseudospectral methods for the efficient simulation of quantization effects in nanoscale MOS transistors

IEEE Transactions on Electron Devices

Volumn 57, Issue 12, 2010, Pages 3239-3249

  Paussa, Alan ^a   Conzatti, Francesco ^a   Breda, Dimitri ^a   Vermiglio, Rossana ^a   Esseni, David ^a   Palestri, Pierpaolo ^a  

^a UNIVERSITY OF UDINE   (Italy)

Author keywords

k p; MOSFET; nanowire; pseudospectral method; Schr dinger equation

Indexed keywords

CARRIER GAS; CARRIER QUANTIZATION; CPU TIME; DINGER EQUATION; DISCRETIZATIONS; EFFECTIVE MASS APPROXIMATION; EFFICIENT SIMULATION; FINITE DIFFERENCE; HOLE GAS; MOS TRANSISTORS; MOS-FET; NANO SCALE; NANOSCALE MOS TRANSISTORS; NANOSCALE MOSFETS; NANOWIRE FET; P-MOSFETS; PSEUDOSPECTRAL METHODS; QUANTIZATION EFFECTS; SCATTERING MATRIX ELEMENTS; SUBBAND ENERGIES; TRANSPORT MODELING;

ELECTRON GAS; FINITE DIFFERENCE METHOD; MESFET DEVICES; NANOSTRUCTURED MATERIALS; NANOWIRES; NUMERICAL METHODS; TRANSISTOR TRANSISTOR LOGIC CIRCUITS;

MOSFET DEVICES;

EID: 78649985826     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2010.2081673     Document Type: Article

References (37)

1. Y. Taur, D. A. Buchanan, W. Chen, D. J. Frank, K. E. Ismail, S.-H. Lo, G. A. Sai-Halasz, R. G. Viswanathan, H. C. Wann, S. J. Wind, and H.-S. Wong, "CMOS scaling into the nanometer regime," Proc. IEEE, vol. 85, no. 4, pp. 486-504, Apr. 1997.
2. C.-T. Chuang, P.-F. Lu, and C. J. Anderson, "SOI for digital VLSI: Design consideration and advances," Proc. IEEE, vol. 86, no. 4, pp. 689-720, Apr. 1998.
3. G. Vellianitis, M. van Dal, L. Witters, G. Curatola, G. Doornbos, N. Collaert, C. Jonville, C. Torregiani, L.-S. Lai, J. Petty, B. Pawlak, R. Duffy, M. Demand, S. Beckx, S. Mertens, A. Delabie, T. Vandeweyer, C.Delvaux, F. Leys, A. Hikavyy, R. Rooyackers, M. Kaiser, R. Weemaes, F. Voogt, H. Roberts, D. Donnet, S. Biesemans, M. Jurczak, and R. Lander, "Gatestacks for scalable high-performance FinFETs," in IEDM Te c h. D i g., Dec. 2007, pp. 681-684.
4. M. Yang, V. W. C. Chan, K. K. Chan, L. Shin, D. M. Fried, J. H. Stathis, A.I. Chou, E. Gusev, J. A. Ott, L. E. Burns, M. V. Fischetti, and M. Ieong, "Hybrid-orientation technology (HOT): Opportunities and challenges," IEEE Trans. Electron Devices, vol. 53, no. 5, pp. 965-978, May 2006.
5. 2/TiN gate stack," IEEE Trans. Electron Devices, vol. 53, no. 3, pp. 449-456, Mar. 2006.
6. K. Rim, J. L. Hoyt, and J. F. Gibbons, "Fabrication and analysis of deep submicron strained-Si n-MOSFETs," IEEE Trans. Electron Devices, vol. 47, no. 7, pp. 1406-1415, Jul. 2000.
7. T. Mizuno, N. Sugiyama, T. Tezuka, Y. Moriyama, S. Nakaharai, and S. Takagi, "[110]-surface strained-SOI CMOS devices," IEEE Trans. Electron Devices, vol. 52, no. 3, pp. 367-374, Mar. 2005.
8. P. Packan, S. Akbar, M. Armstrong, D. Bergstrom, M. Brazier, H. Deshpande, K. Dev, G. Ding, T. Ghani, O. Golonzka, W. Han, J. He, R. Heussner, R. James, J. Jopling, C. Kenyon, S. Lee, M. Liu, S. Lodha, B. Mattis, A. Murthy, L. Neiberg, J. Neirynck, S. Pae, C. Parker, L. Pipes, J. Sebastian, J. Seiple, B. Sell, A. Sharma, S. Sivakumar, B.Song, A. S. Amour, K. Tone, T. Troeger, C. Weber, K. Zhang, Y. Luo, and S. Natarajan, "High performance 32 nm logic technology featuring 2nd generation high-k+ metal gate transistors," in IEDM Tech. Dig., Dec. 2009, pp. 659-662.
9. T. Low, Y. T. Hou, M. F. Li, C. Zhu, A. Chin, G. Samudra, L. Chan, and D.L. Kwong, "Investigation of performance limits of germanium double-gated MOSFETs," in IEDM Tech. Dig., 2003, pp. 691-694.
10. A. Rahman, G. Klimeck, and M. Lundstrom, "Novel channel materials for ballistic nanoscale MOSFETs: Bandstructure effects," in IEDM Tech. Dig., 2005, pp. 601-604.
11. A. Pethe, T. Krishnamohan, D. Kim, S. Oh, H. S. P. Wong, Y. Nishi, and K. C. Saraswat, "Investigation of the performance limits of III-V double-gate n-MOSFETs," in IEDM Tech. Dig., 2005, pp. 605-608.
12. M. De Michielis, D. Esseni, and F. Driussi, "Analytical models for the insight into the use of alternative channel materials in ballistic nano-MOSFETs," IEEE Trans. Electron Devices, vol. 54, no. 1, pp. 115-123, Jan. 2007.
13. D. Esseni, "On the modeling of surface roughness limited mobility in SOI MOSFETs and its correlation to the transistor effective field," IEEE Trans. Electron Devices, vol. 51, no. 3, pp. 394-401, Mar. 2004.
14. M. V. Fischetti, Z. Ren, P. M. Solomon, M. Yang, and K. Rim, "Six-band k · p calculation of the hole mobility in silicon inversion layers: Dependence on surface orientation, strain, and silicon thickness," J. Appl. Phys., vol. 94, no. 2, pp. 1079-1095, Jul. 2003.
15. G. Leuzzi and V. Stornelli, "A frequency-and space-domain series-expansion approach for efficient numerical modeling of semiconductor devices," IEEE Trans. Electron Devices, vol. 55, no. 12, pp. 3525-3531, Dec. 2008.
16. Q. H. Liu, C. Cheng, and H. Massoud, "The spectral grid method: A novel fast Schrödinger-equation solver for semiconductor nanodevice simulation," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 23, no. 8, pp. 1200-1208, Aug. 2004.
17. J.-H. Lee and Q. H. Liu, "An efficient 3-D spectral-element method for Schrödinger equation in nanodevice simulation," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 24, no. 12, pp. 1848-1858, Dec. 2005.
18. C. Cheng, J.-H. Lee, H. Z. Massoud, and Q. H. Liu, "3-D self-consistent Schrödinger-Poisson solver: The spectral element method," J. Comput. Electron., vol. 7, no. 3, pp. 337-341, Sep. 2008.
19. A. Paussa, F. Conzatti, D. Breda, R. Vermiglio, and D. Esseni, "Pseudo-spectral method for the modelling of quantization effects in nano-scale MOS transistors," in Proc. 15th Int. Conf. SISPAD, Sep. 2010, pp. 299-302.
20. L. N. Trefethen, Spectral Methods in MATLAB. Philadelphia, PA: SIAM, 2000.
21. P. J. Davis, Interpolation & Approximation. New York: Dover, 1975.
22. D. Esseni, F. Conzatti, M. De Michielis, N. Serra, P. Palestri, and L. Selmi, "Semi-classical transport modelling of CMOS transistors with arbitrary crystal orientations and strain engineering," J. Comput. Electron., vol. 8, no. 3/4, pp. 209-224, Oct. 2009.
23. M. V. Fischetti and S. E. Laux, "Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys," J. Appl. Phys., vol. 80, no. 4, pp. 2234-2252, Aug. 1996.
24. S. Datta, Quantum Transport\Atom to Transistor. Cambridge, U.K.: Cambridge Univ. Press, 2005.
25. A.-T. Pham, C. Jungemann, and B. Meinerzhagen, "Physics-based modeling of hole inversion-layer mobility in strained-SiGe-on-insulator," IEEE Trans. Electron Devices, vol. 54, no. 9, pp. 2174-2182, Sep. 2007.
26. N. Serra, F. Conzatti, D. Esseni, M. De Michielis, P. Palestri, L. Selmi, S. Thomas, T. Whall, E. Parker, D. Leadley, L. Witters, A. Hikavyy, M. Hÿtch, F. Houdellier, E. Snoeck, T. Wang, W. Lee, G. Vellianitis, M. van Dal, B. Duriez, G. Doornbos, and R. Lander, "Experimental and physics-based modeling assessment of strain induced mobility enhancement in FinFETs," in IEDM Tech. Dig., Dec. 2009, pp. 71-74.
27. S. M. Sze, Physics of Semiconductor Devices. New York: Wiley, 1981, p. 316.
28. T. Ando, A. B. Fowler, and F. Stern, "Electronic properties of two-dimensional systems," Rev. Mod. Phys., vol. 54, no. 2, pp. 437-672, Apr. 1982.
29. F. Stern and W. E. Howard, "Properties of semiconductor surface inversion layers in the electric quantum limit," Phys. Rev., vol. 163, no. 3, pp. 816-835, Nov. 1967.
30. M. Bescond, N. Cavassilas, and M. Lannoo, "Effective-mass approach for n-type semiconductor nanowire MOSFETs arbitrarily oriented," Nan-otechnology, vol. 18, no. 25, p. 255 201 (6pp), Jun. 2007.
31. P. Harrison, Quantum Wells, Wires and Dots. Theoretical and Computational Physics of Semiconductor Nanostructures. Chichester, U.K.: Wiley, 2000.
32. A. Pacelli, "Self-consistent solution of the Schrödinger equation in semiconductor devices by implicit iteration," IEEE Trans. Electron Devices, vol. 44, no. 7, pp. 1169-1171, Jul. 1997.
33. J. Blakemore, "Approximations for Fermi-Dirac integrals, especially the function used to describe electron density in a semiconductor," Solid State Electron., vol. 25, no. 11, pp. 1067-1076, Nov. 1982.
34. A. Trellakis, A. T. Galick, A. Pacelli, and U. Ravaioli, "Iteration scheme for the solution of the two-dimensional Schrödinger-Poisson equations in quantum structures," J. Appl. Phys., vol. 81, no. 12, pp. 7880-7884, Jun. 1997.
35. M. Lenzi, P. Palestri, E. Gnani, S. Reggiani, A. Gnudi, D. Esseni, L. Selmi, and G. Baccarani, "Investigation of the transport properties of silicon nanowires using deterministic and Monte Carlo approaches to the solution of the Boltzmann transport equation," IEEE Trans. Electron Devices, vol. 55, no. 8, pp. 2086-2096, Aug. 2008.
36. A. Marchi, E. Gnani, S. Reggiani, M. Rudan, and G. Baccarani, "Investigating the performance limits of silicon-nanowire and carbon-nanotube FETs," Solid State Electron., vol. 50, no. 1, pp. 78-85, Jan. 2006.
37. S. Jin, M. V. Fischetti, and T. Wei Tang, "Modeling of electron mobility in gated silicon nanowires at room temperature: Surface roughness scattering, dielectric screening, and band nonparabolicity," J. Appl. Phys., vol. 102, no. 8, p. 083 715, Oct. 2007