SOI for digital CMOS VLSI: Design considerations and advances

Proceedings of the IEEE

Volumn 86, Issue 4, 1998, Pages 689-720

  Chuang, Ching T E ^a,b   Pong Fei, L U ^a,b   Anderson, Carl J ^a,b  

^a IBM T J WATSON RESEARCH CENTER   (United States)

^b IBM   (United States)

Author keywords

CMOS digital integrated circuits; CMOS integrated circuits; CMOS memory circuits; Silicon on insulator technology

Indexed keywords

EID: 0001499971     PISSN: 00189219     EISSN: None     Source Type: Journal    
DOI: 10.1109/5.663545     Document Type: Article

References (79)

1. J. P. Colinge, Silicon-on-lnsulator Teclinolocv: Materials to VLSI. Boston, MA: Kluwer, 1991.
2. Z. J. Lemnios, "Manufacturing technology challenges for low power electronics," in Dig. Tech. Papers, Syitip. VLSI Technology, 1995, pp. 5-8.
3. G. G. Shahidi et al, "SOI for a 1-Volt CMOS technology and applications to a 512-Kb SRAM with 3.5 ns access time," in IEDM Tech. Dig., 1993, pp. 813-816.
4. _, "CMOS scaling in the 0.1-/jm, I.X-Volt regime for highperformance applications," IBM J. Res. Develop., vol. 39, no. 1/2, pp. 229-244, Jan./Mar. 1995.
5. Y. Taur et al., "CMOS scaling into the21st century: 0.1 /im and beyond," IBM J. Res. Develop., vol. 39, no. 1/2, pp. 245-260, JanTMar. 1995.
6. G. G. Shahidi et al., "A room temperature 0.1 /im CMOS on SOI," IEEE Trans. Electron Devices, vol. 41, pp. 2405-2412, Dec. 1994.
7. _, "Fabrication of CMOS on ultrathin SOI obtained by epitaxial lateral overgrowth and chemical-mechanical polishing," in IEDM Tech. Dig., 1990, pp. 587-590.
8. A. Wei, M. J. Shcrony, and D. A. Antoniadis, "Transient behavior of the kink effect in partially-depleted SOI MOSFET's," IEEE Electron Device Lett., vol. 16, pp. 494-496, Nov. 1995.
9. D. Suh and J. G. Possum, "Dynamic floating-body instabilities in partially depleted SOI CMOS circuits," in 1EDM Tech. Dig 1994, pp. 661-664.
10. M. M. Pelella, J. G. Possum, D. Suh, S. Krishnan, and K. A. Jenkins, "Low-voltage transient bipolar effect induced by dynamic floating-body charging in PD/SOI MOSFET's," in Pmc. IEEE Int. SOI Conf., Oct. 1995, pp. 8-9.
11. J. Gautier and J. Y. C. Sun, "On the transient operation of partially depleted SOI NMOSFET's," IEEE Electron Device Lett., vol. 16, pp. 497-499, Nov. 1995.
12. P. F. Lu, J. Ji, C. T. Chuang, L. F. Wagner, C. M. Hsieh, J. B. Kuang, L. Hsu, M. M. Pelella, S. Chu, and C. J. Anderson, "Floating body effects in partially-depleted SOI CMOS circuits," in Pmc. 1996 Int. Symp. Low Power Electronics and Design, Monterey, CA, Aug. 12-14, 1996, pp. 139-144.
13. A. Wei and D. A. Antoniadis, "Measurement of transient effects in SOI DRAM/SRAM access transistors," IEEE Electron Device Lett., vol. 17, pp.193-195, May 1996.
14. M. M. Pelella, J. G. Possum, D. Suh, S. Krishnan, K. A. Jenkins, and M. J. Hargrove, "Low-voltage transient bipolar effect induced by dynamic floating-body charging in scaled PD/SOI MOSFET's," IEEE Electron Device Lett., vol. 17, pp.196-198, May 1996.
15. P. F. Lu, C. T. Chuang, J. Ji, L. F. Wagner, C. M. Hsieh, J. B. Kuang, L. Hsu, M. M. Pelella, S. Chu, and C. J. Anderson, "Floating body effects in partially-depleted SOI CMOS circuits," IEEE J. Solid-State Circuits, vol. 32, pp. 1241-1253, Aug. 1997.
16. H. Pilo, S. Lamphicr, F. Towler, and R. Hee, "A 300 MHz, 3.3 V 1 Mb SRAM fabricated in a 0.5 /im CMOS process," in ISSCCDig. Tech. Papers, 1996, pp. 148-149.
17. A. Pelella, P. F. Lu, Y. Chan, W. Huott, U. Bakhru, S. Kowalczyk, P. Patel, J. Rawlins, and P. Wu, "A 2 ns access, 500 MHz 288 Kb SRAM Macro," in Dig. Tech. Papers, Symp. VLSI Circuits, 1996, pp. 128-129.
18. C. M. Hsieh, P. C. Muriey, and R. R. O'Brien, "A fieldfunneling effect on the collection of alpha-particle-generated carriers in silicon devices," IEEE Electron Devices Lett., vol. EDL-2, pp. 104-106, Apr. 1981.
19. S. E. Kerns, L. W. Massengill, D. V. Kerns, Jr., M. L. Alles, T. W. Houston, H. Lu, and L. R. Hitc, "Model for CMOS/SOI single-event vulnerability," IEEE Trans. Nucl. Sei., vol. 36, pp. 2305-2310, Dec. 1989.
20. H. Iwata and Ohzone, "Numerical analysis of alpha-particleinduced soft errors in SOI MOS devices," IEEE Trans. Electron Devices, vol. 39, pp. 1184-1190, May 1992.
21. Y. Tosaka, K. Suzuki, and T. Sugii, 'Vv-particle-induced soft errors in submicron SOI SRAM," in Dig. Tech. Papers, S\inp. VLSI Technology. 1995, pp. 39-40.
22. J. B. Kuang, S. Ratanaphanyarat, M. J. Saccamango, L. Hsu, R. C. Flaker, L. F. Wagner, S. Chu, and G. G. Shahidi, "SRAM bitline circuits on PD SOI: Advantages and concerns," IEEE J. Solid-State Circuits, vol. 32, pp. 837-844, June 1997.
23. L. A. Classer and D. VV. Dobberpuhl, The Design and Analysis of VLSI Circuits. Reading, MA: Addison-Wesley, 1988- p. 288.
24. K. Kumagai, T. Yamada, H. Iwaki, H. Nakamura, and H. Onishi, "A new "SRAM cell design using 0.35 //m CMOS/SIMOX technology," in Pmc. IEEE Int. SOI Conf., 1997, pp. 174-175.
25. K. Suma et al., "An SOI-DRAM with wide operating voltage range by CMOS/SIMOX technology," in ISSCC Dig. Tech. Papers. 1994, pp. 138-139.
26. F. Morishita et al., "Leakage mechanism due to floating body and countermeasure on dynamic retention mode of SOIDRAM," in Dig. Tech. Papers, S\mp. VLSI Technology; 1995, pp. 141-142.
27. T. Tanigawa, A. Yoshino, H. Koga, and S. Ohya, "Enhancement of data retention time for giga-bit DRAM's using SIMOX technology," in Dig. Tech. Papers, S\mp. VLSI Technology; 1994, pp. 37-38.
28. S; Tomishima et al, "A long data retention SOI-DRAM with the body refresh function," in Dig. Tech. Papers, S\mp. VLSI Circuits, 1996, pp.198-199.
29. H. S. Kini et al.. "A high performance 16 M DRAM on a thin film SOI," in Dig. Tech. Papers. Svmp. VLSI Technology, 1995, pp. 143-144.
30. T. Nishihara, H. Moriya, N. Ikcda, H. Aozasa, and Y. Miyazawa, "Data retention in ultra-thin-film-SOl DRAM with buried capacitor cell," in Dig. Tech. Papers, S\mp. VLSI Technolog 1994, pp. 39-40.
31. M. Asakura et al., "A 34 ns 256 Mb DRAM with boosted sense-ground scheme," ISSCC Dig. Tech. Papers, 1994, pp. 140-141.
32. _, "An experimental 256-Mb DRAM with boosted senseground scheme," IEEE J. Solid-State Circuits, vol. 29, pp. 1303-1309, Nov. 1994.
33. T. Ooishi et al., "An automatic temperature compensation of internal sense ground for sub-quarter micron DRAM's," in Dig. Tech. Papers, Symp. VLSI Circuits, 1994, pp. 77-78.
34. M. Terauchi and M. Yoshimi, "Analysis of floating-bodyinduced leakage current in 0.15 ;/m SOI DRAM," in Proc. IEEE Int. SOfConf., 1996, pp. 138-139.
35. G. R. Srinivanson et al., "Accurate, predictive modeling of soft error rate due to cosmic rays and chip n radiation," in Proc. IRPS, 1994, pp. 12-16.
36. E. Normond et al., "Single event upset and charge collection measurements during high-energy protons and neutrons," IEEE Trans. Nncl. Sei., vol. 41, pp. 2203-2209, 1994.
37. T. Aton et al., "Direct measurement for SOI and bulk diodes of single-event-upset charge collection from energetic ions and alpha particles," in Dig. Tech. Papers, Symp. VLSI Technology, 1996, pp. 98-99.
38. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design-A System Perspective. Reading, MA: Addison-Wesley, 1988.
39. C. T. Chuang, P. F. Lu, J. Ji, L. F. Wagner, S. Chu, and C. J. Anderson, "Dual-mode parasitic bipolar effect in dynamic CVSL XOR circuit with floating-body partially-depleted SOI devices," in Proc. Tech. Papers, Int. Symp. VLSI Technology, Systems, and Applications, Taipei, Taiwan, June 3-5, 1997, pp. 288-292.
40. A. Wei, D. A. Antoniadis, and L. A. Bair, "Minimizing floatingbody-induced threshold voltage variation in partially depleted SOI CMOS," IEEE Electron Device Lett., vol. 17, pp. 391-394, Aua. 1996.
41. T. I. Chappell, B. A. Chappell, S. E. Schuster, J. W. Allan, S. P. Klepner, R. V. Joshi, and R. L. Franch, "A 2 ns cycle, 4 ns access 512 kb CMOS ECL SRAM," ISSCC Dig. Tech. Papers, 1991, pp. 50-51.
42. K. Yano et al., "A 3.8-ns CMOS 16 x 16-b multiplier using complementary pass-transistor logic," IEEE J. Solid-State Circuits, vol. 25, pp. 388-395, Mar. 1990.
43. M. Suzuki el at., "A 1.5 ns 32 b CMOS ALU in double pass-transistor logic," in ISSCC Dig. Tech. Papers, 1993, pp. 90-91.
44. Y. Sasaki, K. Yano, S. Yamashita, and H. Chikata, "Multi-level pass-transistor logic for low-power ULSI," in Dig. Tech. Papers, S\mp. Low Power Electronics, 1995, pp. 14-17.
45. F. Assaderaghi, D. Sinitsky, S. Parke, J. Bokor, P. K. Ko, and C. Hu, "A dynamic threshold voltage MOSFET (DTMOS) for ultra-low voltage operation," in IEDM Tech. Dig., 1994, pp. 809-812.
46. S. Kuge, T. Tsuruda, S. Tomishima, M. Tsukude, T. Yamagata, and K. Arimoto, "SOI-DRAM circuit technologie, for low power high speed multi-giga scale memories," in Dig. Tech. Papers, Symp. VLSI Circuits, 1995, pp. 103-104.
47. K. Shimomura et al., "A 1 V 46 ns 16 Mb SOI-DRAM with body control technique," ISSCC Dig. Tech. Papers, 1997, pp. 68-69.
48. S. Mutoh et cil., "1-V high-speed digital circuit technology with 0.5 /im multi-threshold CMOS," in Proc. IEEE Int. ASIC Conf., 1993, pp. 186-189.
49. T. Douseki, S. Shigematsu, Y. Tanabe, M. Harada, H. Inokawa, and T. Tsuchiya, "A 0.5 V SIMOX-MTCMOS circuit with 200 ps logic gate," in ISSCC Dig. Tech. Papers, 1996, pp. 84-85.
50. T. Fuse, Y. Oowaki, M. Terauchi, S. Watanabe, M. Yoshimi, K. Ohuchi, and J. Matsunaga, "0.5 V SOI CMOS pass-gate logic," in ISSCC Dig. Tech. Papers. 1996, pp. 88-89.
51. T. Fuse et al., "A 0.5 V 200 MHz 1-stage 32b ALU using a body bias controlled SOI pass-gate logic," in ISSCC Dig. Tech. Papers, 1997, pp. 286-287.
52. L. S. Y. Wong and G. A. Rigby, "A l V CMOS digital circuit with double:gate-driven MOSFET," in ISSCC Dig. Tech. Papers, 1997, pp. 292-293.
53. Y. Wada et al., "Active body-bias SOI-CMOS driver circuits," in Dis- Tech. Papers, Svnip. VLSI Circuits, 1997, pp. 29-30.
54. I. Y. Chung, Y. J. Park, and H. S. Min, "A new SOI inverter for low power applications," in Proc. IEEE Int. SOI Conf., 1996, pp. 20-21.
55. J. H. Lee and Y. J. Park, "High speed SOI buffer circuit with the efficient connection of subsidiary MOSFET's for dynamic threshold control," in Proc. IEEE Int. SOI Conf., 1997, pp. 152-153.
56. T. W. Houston, "A novel dynamic Vi circuit configuration," in Proc. IEEE Int. SOI Conf., 1997, pp. 154-155.
57. K. Ueda et al, "A CAO-compatible SOI/CMOS gate array having body-fixed partially-depleted transistors," in ISCC Dig. Tech. Papers, 1997, pp. 288-289.
58. T. Iwamatsu etal., "High-speed SOI 1/8 frequency divider using field-shield body-fixed structure," Jpn. J. Appl. Phvs., vol. 35, pp. 965-968, 1996.
59. D. Dobberpuhl et al., "A 200MHz 64b dual-issue CMOS microprocessor," in ISCC Dig. Tech. Papers, 1992, pp. 106-107.
60. _, "A 200-MHz 64-b dual-issue CMOS microprocessor," IEEEJ. Solid-State Circuits, vol. 27, pp. 1555-1567, Nov. 1992.
61. P. E. Gronowski et al., "A 433 MHz 64 b quad-issue RISC microprocessor," in ISSCCDig. Tech. Papers, 1996, pp. 222-223.
62. S. Krishnan, "Efficacy of body ties under dynamic switching conditions in partially-depleted SOI CMOS technology," in Proc. IEEE Int. SOI Conf., 1997, pp. 140-141.
63. J. Sleight and K. Mistry, "A compact Schottky contact technology" for SOI transistors," in IEDM Tech. Dig., 1997, pp. 419-422.
64. K. Mistry, G. Grula, J. Sleight, L. Bair, R. Stephany, R. Flatley, and P. Skerry, "A 2.0 V, 0.35 /im partially depleted SOI-CMOS technology," in IEDM Tech. Dig., 1997, pp. 583-586.
65. Y. H. Koh et al., "1 giga bit SOI DRAM with fully bulk compatible process and body-contacted SOI MOSFET structure," in IEDM Tech. Dig., 1997, pp. 579-582.
66. K. Vcrhaege, G. Groeseneken, J. P. Colinge, and H. E. Macs, "Analysis of snapback in SOI NMOSFET's and its use for an SOI ESD protection circuit," in P roc. IEEE Int. SOI Conf., 1992, pp. 140-141.
67. _, "Double snapback in SOI NMOSFET's and its application for SOI ESD protection," IEEE Electron Device Lett., vol. 14, pp. 326-328, July 1993.
68. M. Chan, S. S. Yuen, Z. J. Ma, K. Y. Hui, P. K. Ko, and C. Hu, "ESD reliability and protection schemes in SOI CMOS output buffers," IEEE Trans. Electron Devices, vol. 42, pp. 1816-1821, Oct. 1995.
69. C. Duvvury, A. Amerasekera, K. Joyner, S. Ramaswamy, and S. Young, "ESD design for deep submicron SOI technology," in Dig. Tech. Papers, Symp. VLSI Technology, 1996, pp.194-195.
70. J. C. Smith, M. Lien, and S. Veeraraghavan, "An ESD protection circuit for TFSOI technology," in Proc. IEEE Int. SOI Conf.. 1996, pp. 170-171.
71. L. J. McDaid, S. Hall, P. H. Mellor, W. Ecclcston, and J. C. Alderman, "Physical origin of the negative differential resistance in SOI transistors," Electron. Lett., vol. 25, no. 13, pp. 827-828, June 22, 1989.
72. K. E. Goodson and M. I. Flik, "Effect of microscale thermal conduction on the packing limit of silicon-on-insulator electronic devices," IEEE Trans. Coinp., fl\bricls, Maniifact. Techno!., vol. 15, pp. 715-722, Oct. 1992.
73. L. T. Su, J. E. Chung, D. A. Antoniadis, K. E. Goodson, and M. I. Flik, "Measurement and modeling of self-heating in SOI NMOSFET's," IEEE Trans. Electron Devices, vol. 41, pp. 69-75, Jan. 1994.
74. K. A. Jenkins and J. Y. C. Sun, "Measurement of 1-V curves of silicon-on-insulator (SOI) MOSFET's without self-healing," IEEE Electron Device Lett., vol. 16, pp. 145-147, Apr. 1995.
75. D. J. Schepis et al., "A 0.25 /im CMOS SOI technology and its application to 4 Mb SRAM," in IEDM Tech. Dig., 1997, pp. 587-590.
76. F. Assaderaghi et al., "A 7.9/5.5 psec room/low temperature SOI CMOS," in IEDM Tech. Dig., 1997, pp. 415-418.
77. _, "Accurate measurement of pass-transistor leakage current in SOI MOSFET's," in Proc. IEEE Int. SOI Conf., 1996, pp. 66-67.
78. R. Chau et al., "Scalability of partially depleted SOI technology for sub-0.25 /un logic applications," in IEDM Tech. Dig., 1997, pp. 591-594.
79. A. Wei and D. Antoniadis, "Design methodology for minimizing hystcretic I'j-variation in partially-depleted SOI CMOS," in 1EDM Tech. Dig., 1997, pp. 411-14.