-
1
-
-
50249185641
-
A 45 nm logic technology with high-k+ metal gate transistors, strained silicon, 9 Cu interconnect layers, 193 nm dry patterning, and 100% Pb-free packaging
-
K. Mistry, C. Allen, C. Auth, B. Beattie, D. Bergstrom, M. Bost, M. Brazier, M. Buehler, A. Cappellani, R. Chau, C.-H. Choi, G. Ding, K. Fischer, T. Ghani, R. Grover, W. Han, D. Hanken, M. Hattendorf, J. He, J. Hicks, R. Huessner, D. Ingerly, P. Jain, R. James, L. Jong, S. Joshi, C. Kenyon, K. Kuhn, K. Lee, H. Liu, J. Maiz, B. Mclntyre, P. Moon, J. Neirynck, S. Pae, C. Parker, D. Parsons, C. Prasad, L. Pipes, M. Prince, P. Ranade, T. Reynolds, J. Sandford, L. Shifren, J. Sebastian, J. Seiple, D. Simon, S. Sivakumar, P. Smith, C. Thomas, T. Troeger, P. Vandervoorn, S.Williams, and K. Zawadzki, "A 45 nm logic technology with high-k+ metal gate transistors, strained silicon, 9 Cu interconnect layers, 193 nm dry patterning, and 100% Pb-free packaging," in IEDM Tech. Dig., 2007, pp. 247-250.
-
(2007)
IEDM Tech. Dig.
, pp. 247-250
-
-
Mistry, K.1
Allen, C.2
Auth, C.3
Beattie, B.4
Bergstrom, D.5
Bost, M.6
Brazier, M.7
Buehler, M.8
Cappellani, A.9
Chau, R.10
Choi, C.-H.11
Ding, G.12
Fischer, K.13
Ghani, T.14
Grover, R.15
Han, W.16
Hanken, D.17
Hattendorf, M.18
He, J.19
Hicks, J.20
Huessner, R.21
Ingerly, D.22
Jain, P.23
James, R.24
Jong, L.25
Joshi, S.26
Kenyon, C.27
Kuhn, K.28
Lee, K.29
Liu, H.30
Maiz, J.31
McLntyre, B.32
Moon, P.33
Neirynck, J.34
Pae, S.35
Parker, C.36
Parsons, D.37
Prasad, C.38
Pipes, L.39
Prince, M.40
Ranade, P.41
Reynolds, T.42
Sandford, J.43
Shifren, L.44
Sebastian, J.45
Seiple, J.46
Simon, D.47
Sivakumar, S.48
Smith, P.49
Thomas, C.50
Troeger, T.51
Vandervoorn, P.52
Williams, S.53
Zawadzki, K.54
more..
-
2
-
-
64549100212
-
Impact of additional factors in threshold voltage variability of metal/high-k gate stacks and its reduction by controlling crystalline structure and grain size in the metal gates
-
K. Ohmori, T. Matsuki, D. Ishikawa, T. Morooka, T. Aminaka, Y. Sugita, T. Chikyow, K. Shiraishi, Y. Nara, and K. Yamada, "Impact of additional factors in threshold voltage variability of metal/high-k gate stacks and its reduction by controlling crystalline structure and grain size in the metal gates," in IEDM Tech. Dig., 2008, pp. 409-412.
-
(2008)
IEDM Tech. Dig.
, pp. 409-412
-
-
Ohmori, K.1
Matsuki, T.2
Ishikawa, D.3
Morooka, T.4
Aminaka, T.5
Sugita, Y.6
Chikyow, T.7
Shiraishi, K.8
Nara, Y.9
Yamada, K.10
-
3
-
-
78650760269
-
Modeling and analysis of grain-orientation effects in emerging metal-gate devices and implications for SRAM reliability
-
H. Dadgour, K. Endo, V. De, and K. Banerjee, "Modeling and analysis of grain-orientation effects in emerging metal-gate devices and implications for SRAM reliability," in IEDM Tech. Dig., 2008, pp. 705-708.
-
(2008)
IEDM Tech. Dig.
, pp. 705-708
-
-
Dadgour, H.1
Endo, K.2
De, V.3
Banerjee, K.4
-
4
-
-
57849122496
-
Statistical modeling of metal-gate work-function variability in emerging device technologies and implications for circuit design
-
H. Dadgour, D. Vivek, and K. Banerjee, "Statistical modeling of metal-gate work-function variability in emerging device technologies and implications for circuit design," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., 2008, pp. 270-277.
-
(2008)
Proc. IEEE/ACM Int. Conf. Comput.-Aided Des.
, pp. 270-277
-
-
Dadgour, H.1
Vivek, D.2
Banerjee, K.3
-
5
-
-
74349107928
-
Statistical analysis of metal gate workfunction variability, process variation, and random dopant fluctuation in nano-CMOS circuits
-
C.-H. Hwang, T.-Y. Li, M.-H. Han, K.-F. Lee, H.-W. Cheng, and Y. Li, "Statistical analysis of metal gate workfunction variability, process variation, and random dopant fluctuation in nano-CMOS circuits," in Proc. SISPAD, 2009, pp. 99-102.
-
(2009)
Proc. SISPAD
, pp. 99-102
-
-
Hwang, C.-H.1
Li, T.-Y.2
Han, M.-H.3
Lee, K.-F.4
Cheng, H.-W.5
Li, Y.6
-
6
-
-
77952409147
-
Physical model of the impact of metal grain work function variability on emerging dual metal gate MOSFETs and its implication for SRAM reliability
-
X. Zhang, J. Li, M. Grubbs, M. Deal, B. Magyari-Köpe, B.M. Clemens, and Y. Nishi, "Physical model of the impact of metal grain work function variability on emerging dual metal gate MOSFETs and its implication for SRAM reliability," in IEDM Tech. Dig., 2009, pp. 57-60.
-
(2009)
IEDM Tech. Dig.
, pp. 57-60
-
-
Zhang, X.1
Li, J.2
Grubbs, M.3
Deal, M.4
Magyari-Köpe, B.5
Clemens, B.M.6
Nishi, Y.7
-
7
-
-
33947265310
-
Simulation study of individual and combined sources of intrinsic parameter fluctuations in conventional nano-MOSFETs
-
Dec.
-
G. Roy, A. R. Brown, F. Adamu-Lema, S. Roy, and A. Asenov, "Simulation study of individual and combined sources of intrinsic parameter fluctuations in conventional nano-MOSFETs," IEEE Trans. Electron Devices, vol. 52, no. 12, pp. 3063-3070, Dec. 2006.
-
(2006)
IEEE Trans. Electron Devices
, vol.52
, Issue.12
, pp. 3063-3070
-
-
Roy, G.1
Brown, A.R.2
Adamu-Lema, F.3
Roy, S.4
Asenov, A.5
-
8
-
-
0032320827
-
Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 μm MOSFETs: A 3D 'atomistic' simulation study
-
Dec.
-
A. Asenov, "Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 μm MOSFETs: A 3D 'atomistic' simulation study," IEEE Trans. Electron Devices, vol. 45, no. 12, pp. 2505-2513, Dec. 1998.
-
(1998)
IEEE Trans. Electron Devices
, vol.45
, Issue.12
, pp. 2505-2513
-
-
Asenov, A.1
-
9
-
-
0042532317
-
Intrinsic parameter fluctuations in decananometre MOSFETs introduced by gate line edge roughness
-
May
-
A. Asenov, S. Kaya, and A. R. Brown, "Intrinsic parameter fluctuations in decananometre MOSFETs introduced by gate line edge roughness," IEEE Trans. Electron Dev., vol. 50, no. 5, pp. 1254-1260, May 2003.
-
(2003)
IEEE Trans. Electron Dev.
, vol.50
, Issue.5
, pp. 1254-1260
-
-
Asenov, A.1
Kaya, S.2
Brown, A.R.3
-
10
-
-
36248947996
-
Poly-Si-gate-related variability in decananometre MOSFETs with conventional architecture
-
Nov.
-
A. R. Brown, G. Roy, and A. Asenov, "Poly-Si-gate-related variability in decananometre MOSFETs with conventional architecture," IEEE Trans. Electron Devices, vol. 54, no. 11, pp. 3056-3063, Nov. 2007.
-
(2007)
IEEE Trans. Electron Devices
, vol.54
, Issue.11
, pp. 3056-3063
-
-
Brown, A.R.1
Roy, G.2
Asenov, A.3
-
11
-
-
34248635662
-
Intrinsic parameter fluctuations due to random grain orientations in high-κ gate stacks
-
A. R. Brown, J. R. Watling, and A. Asenov, "Intrinsic parameter fluctuations due to random grain orientations in high-κ gate stacks," J. Comput. Electron., vol. 5, no. 4, pp. 333-336, 2006.
-
(2006)
J. Comput. Electron.
, vol.5
, Issue.4
, pp. 333-336
-
-
Brown, A.R.1
Watling, J.R.2
Asenov, A.3
-
12
-
-
64649085166
-
32 nm general purpose bulk CMOS technology for high performance applications at low voltage
-
F. Arnaud, J. Liu, Y. M. Lee, K. Y. Lim, S. Kohler, J. Chen, B. K. Moon, C.W. Lai, M. Lipinski, L. Sang, F. Guarin, C. Hobbs, P. Ferreira, K. Ohuchi, J. Li, H. Zhuang, P. Mora, Q. Zhang, D. R. Nair, D. H. Lee, K. K. Chan, S. Satadru, S. Yang, J. Koshy, W. Hayter, M. Zaleski, D.V. Coolbaugh, H. W. Kim, Y. C. Ee, J. Sudijono, A. Thean, M. Sherony, S. Samavedam, M. Khare, C. Goldberg, and A. Steegen, "32 nm general purpose bulk CMOS technology for high performance applications at low voltage," in IEDM Tech. Dig., 2008, pp. 633-636.
-
(2008)
IEDM Tech. Dig.
, pp. 633-636
-
-
Arnaud, F.1
Liu, J.2
Lee, Y.M.3
Lim, K.Y.4
Kohler, S.5
Chen, J.6
Moon, B.K.7
Lai, C.W.8
Lipinski, M.9
Sang, L.10
Guarin, F.11
Hobbs, C.12
Ferreira, P.13
Ohuchi, K.14
Li, J.15
Zhuang, H.16
Mora, P.17
Zhang, Q.18
Nair, D.R.19
Lee, D.H.20
Chan, K.K.21
Satadru, S.22
Yang, S.23
Koshy, J.24
Hayter, W.25
Zaleski, M.26
Coolbaugh, D.V.27
Kim, H.W.28
Ee, Y.C.29
Sudijono, J.30
Thean, A.31
Sherony, M.32
Samavedam, S.33
Khare, M.34
Goldberg, C.35
Steegen, A.36
more..
-
13
-
-
66049096910
-
Interfacial layer optimization of high-k/metal gate stacks for low temperature processing
-
Jul.-Sep.
-
B. P. Linder, V. Narayanan, and E. A. Cartier, "Interfacial layer optimization of high-k/metal gate stacks for low temperature processing," Microelectron. Eng., vol. 86, no. 7-9, pp. 1632-1634, Jul.-Sep. 2009.
-
(2009)
Microelectron. Eng.
, vol.86
, Issue.7-9
, pp. 1632-1634
-
-
Linder, B.P.1
Narayanan, V.2
Cartier, E.A.3
-
14
-
-
0035059401
-
Structure refinement and hardness enhancement of titanium nitride films by addition of copper
-
Mar.
-
J. L. He, Y. Setsuhara, I. Shimizu, and S. Miyake, "Structure refinement and hardness enhancement of titanium nitride films by addition of copper," J. Surf. Coat. Technol., vol. 137, no. 1, pp. 38-42, Mar. 2000.
-
(2000)
J. Surf. Coat. Technol.
, vol.137
, Issue.1
, pp. 38-42
-
-
He, J.L.1
Setsuhara, Y.2
Shimizu, I.3
Miyake, S.4
-
15
-
-
0035502967
-
Optical, electronic, and transport properties of nanocrystalline titanium nitride thin films
-
Nov.
-
P. Patsalasa and S. Logothetidis, "Optical, electronic, and transport properties of nanocrystalline titanium nitride thin films," J. Appl. Phys., vol. 90, no. 9, p. 4726, Nov. 2001.
-
(2001)
J. Appl. Phys.
, vol.90
, Issue.9
, pp. 4726
-
-
Patsalasa, P.1
Logothetidis, S.2
-
16
-
-
0032117347
-
The microstructure of transparent and electrically conducting titanium nitride films
-
Jul.
-
M. Kiuchi, A. Chayahara, M. Tarutani, Y. Takai, and R. Shimizu, "The microstructure of transparent and electrically conducting titanium nitride films," J. Mater. Chem. Phys., vol. 54, no. 1-3, p. 333, Jul. 1998.
-
(1998)
J. Mater. Chem. Phys.
, vol.54
, Issue.1-3
, pp. 333
-
-
Kiuchi, M.1
Chayahara, A.2
Tarutani, M.3
Takai, Y.4
Shimizu, R.5
-
17
-
-
0037154914
-
Influence of the sputtering gas on the preferred orientation of nanocrystalline titanium nitride thin films
-
Feb.
-
R. Banerjee, R. Chandra, and P. Ayyub, "Influence of the sputtering gas on the preferred orientation of nanocrystalline titanium nitride thin films," Thin Solid Film, vol. 405, no. 1/2, pp. 64-72, Feb. 2002.
-
(2002)
Thin Solid Film
, vol.405
, Issue.1-2
, pp. 64-72
-
-
Banerjee, R.1
Chandra, R.2
Ayyub, P.3
-
18
-
-
35148852649
-
Line edge roughness characterization of sub-50 nm structures using CD-SAXS: Round-robin benchmark results
-
Mar.
-
C. Wang, R. L. Jones, R. K. Lina, W. Wu, and J. S. Villarrubiab, "Line edge roughness characterization of sub-50 nm structures using CD-SAXS: Round-robin benchmark results," in Proc. SPIE, Mar. 2007, vol. 6518, p. 651 81O.
-
(2007)
Proc. SPIE
, vol.6518
-
-
Wang, C.1
Jones, R.L.2
Lina, R.K.3
Wu, W.4
Villarrubiab, J.S.5
-
19
-
-
44849099442
-
Quantitative evaluation of statistical variability sources in a 45 nm technological node LP N-MOSFET
-
Jun.
-
A. Cathignol, B. Cheng, D. Chanemougame, A. R. Brown, K. Rochereau, G. Ghibaudo, and A. Asenov, "Quantitative evaluation of statistical variability sources in a 45 nm technological node LP N-MOSFET," IEEE Electron Device Lett., vol. 29, no. 6, pp. 609-611, Jun. 2008.
-
(2008)
IEEE Electron Device Lett.
, vol.29
, Issue.6
, pp. 609-611
-
-
Cathignol, A.1
Cheng, B.2
Chanemougame, D.3
Brown, A.R.4
Rochereau, K.5
Ghibaudo, G.6
Asenov, A.7
|