System-on-chip beyond the nanometer wall

Proceedings - Design Automation Conference

Volumn , Issue , 2003, Pages 419-424

  Magarshack, Philippe ^a   Paulin, Pierre G ^b  

^a STMICROELECTRONICS   (France)

^b STMICROELECTRONICS   (Canada)

Author keywords

Design automation tools; Embedded software technologies; Multiprocessor systems; Network on chip; Reconfigurable systems; System on chip

Indexed keywords

ALGORITHMS; AUTOMATION; COMPUTER SOFTWARE; EMBEDDED SYSTEMS; MULTIPROCESSING SYSTEMS; REAL TIME SYSTEMS;

AUTOMATION TOOLS;

SYSTEMS ANALYSIS;

EID: 0042635761     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/775832.775943     Document Type: Conference Paper

References (14)

1. P. G. Paulin, C. Pilkington, E. Bensoudane, "StepNP: A System-Level Exploration Platform for Network Processors", IEEE Design & Test of Computers, vol. 19, no.6, Nov. 2002.
2. P. G. Paulin, "StepNP: A Driver for Multi-processor SoC tools", Presentation at the Multi-Processor SoC Seminar, Chamonix, July 2003. See http://tima.imag.fr/mpsoc.
3. M. Borgatti et al, "A Multi-Context 6.4Gbps/Channel On-Chip Communication Network using 0.18um Flash-EEPROM Switches and Elastic Interconnects", Proc. of ISSC, San Francisco, Feb. 2003.
4. M. Borgatti et al, "A 0.l8um, 1GOPS Reconfigurable Signal Processing IC with embedded FPGA and 1.2GB/S, 3-Port Flash Memory Subsystem", Proc. of Intl. Solid-State Circuits Conference (ISSC), San Francisco, Feb. 2003.
5. M. Pasotti et al, "An Application Specific Embeddable Flash Memory System for Non-Volatile Storage of Code, Data and Bit-Streams for Embedded FPGA Configurations", Proc. of Symposium on VLSI Circuits, Kyoto, June 2003.
6. P. G. Paulin and M. Santana, "FlexWare: A Retargetable Embedded-Software Development Environment," IEEE Design & Test of Computers, vol. 19, no. 4, July 2002.
7. A. Clouard et al., "Towards Bridging the Gap between SoC Transactional and Cycle-Accurate Levels," Proc. Design, Automation, and Test in Europe-Designer Forum, 2002, pp. 22-29.
8. A. Greiner et al, "SPIN: a Scalable, Packet-switched, On-chip Micro-network, Proc. of Design Automation and Test in Europe (Designer Forum), Munich, March 2003.
9. N. Soni et al, "NPSE: A High Performance Network Packet Search Engine", Proc. of Design Automation and Test in Europe (Designer Forum), Munich, March 2003.
10. A. Clouard, K. Jain, F. Ghenassia, L. Maillet-Contoz, J.-P. Strassen, "Using Transactional Level Models in a SoC Design Flow", in "SystemC Methodologies and Applications", eds. W. Muller, W. Rosentiel, J. Ruf, Kluwer Academic Publishers, 2003.
11. See OCP-IP web site: http://www.ocpip.org.
12. L. Benini and G. De Micheli, "Networks on Chip: A New SoC Paradigm," Computer, vol. 35, no. 1, Jan. 2002.
13. A. Jantsch, H. Tenhunen (Eds.), "Networks on Chip", Kluwer Academic Publishers, 2003.
14. P. G. Paulin, "Trends and Requirements for Network Processor SoC Tools", Presentation at Multi-Processor SoC Seminar, Pizay, June 2002. See http://tima.imag.fr/mpsoc/2002/slides/paulin02.pdf