Power dissipation of the Network-on-Chip in a System-on-Chip for MPEG-4 video encoding

2007 IEEE Asian Solid-State Circuits Conference, A-SSCC

Volumn , Issue , 2007, Pages 392-395

  Milojevic, Dragomir ^a   Montperrus, Luc ^b   Verkest, Diederik ^c  

^a UNIVERSITÉ LIBRE DE BRUXELLES   (Belgium)

^b ARTERIS   (France)

^c IMEC   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER NETWORKS; DIGITAL TELEVISION; ELECTRIC POWER UTILIZATION; ENCODING (SYMBOLS); IMAGE CODING; IMAGE RESOLUTION; INTEGRATED CIRCUITS; MICROPROCESSOR CHIPS; MOTION PICTURE EXPERTS GROUP STANDARDS; TELEVISION BROADCASTING;

POWER DISSIPATIONS; POWER MODELING;

ROUTERS;

EID: 51349088139     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASSCC.2007.4425713     Document Type: Conference Paper

References (15)

1. D. Bertozzi and L. Benini, "Xpipes: A Network-on-Chip Architecture for Gigascale Systems-on-Chip," IEEE Circuits and Systems Magazine, vol. 4, 2004.
2. D. Sigenza-Tortosa, T. Ahonen, and J. Nurmi, "Issues in the development of a practical NoC: the Proteo concept," Integr. VLSI J., vol. 38, no. 1, pp. 95-105, 2004.
3. S. Evain, J.-P. Diguet, and D. Houzet, "μspider: a CAD tool for efficient NoC design," in Norchip Conference, 2004. Proceedings, 8-9 Nov. 2004, pp. 218-221.
4. K. Goossens, J. Dielissen, and A. Rǎdulescu, "The Æthereal network on chip: Concepts, architectures, and implementations," IEEE Design and Test of Computers, vol. 22, no. 5, pp. 414-421, Sept-Oct 2005.
5. T. Bjerregaard and J. Sparso, "A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip," in Design, Automation and Test in Europe, 2005. Proceedings, 2005, pp. 1226-1231 Vol.2.
6. Arteris. [Online]. Available: http://www.arteris.com
7. Silistix, "Internet address: http://www.silistix.com."
8. K. Lee, S.-J. Lee, and H.-J. Yoo, "Low-Power Network-on-Chip for High-Performance SoC Design," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. 14, no. 2, pp. 148-160, February 2006.
9. H. Arakida, M. Takahashi, Y. Tsuboi, et al., "A 160 mW, 80 nA standby, MPEG-4 audiovisual LSI with 16 Mb embedded DRAM and a 5 GOPS adaptive post filter," in Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International, vol. 1, 2003, pp. 42-476.
10. Y. Watanabe, T. Yoshitake, K. Morioka, et al., "Low power MPEG-4 ASP codec IP macro for high quality mobile video applications," in Consumer Electronics, 2005. ICCE. 2005 Digest of Technical Papers. International Conference on, 8-12 Jan. 2005, pp. 337-338.
11. H. Yamauchi, S. Okada, T. Watanabe, et al., "An 81 MHz, 1280x720pixelsx30frames/s MPEG-4 video/audio CODEC processor," in Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International, vol. 1, 6-10 Feb. 2005, pp. 130-589.
12. C.-P. Lin, P.-C. Tseng, Y.-T. Chiu, et al., "A 5mW MPEG4 SP encoder with 2D bandwidth-sharing motion estimation for mobile applications," P. of IEEE International Solid-State Circuits Conference (ISSCC '06), Ed., vol. 1, San Francisco, Calif, USA, February 2006, p. 1626163.
13. C. Yeh, C.-C. Wang, L.-C. Lee, and J.-S. Wang, "A 124.8Msps, 15.6mW Field-Programmable Variable-Length Codec for Multimedia Applications," in Design, Automation and Test in Europe, 2006. DATE '06. Proceedings, vol. 2, 6-10 March 2006, pp. 1-5.
14. K. Denolf, A. Chirila-Rus, P. Schumacher, et al., "A Systematic Approach to Design Low-Power Video Codec Cores," EURASIP Journal on Embedded Systems, vol. 2007, pp. Article ID 64 569, 14 pages, 2007, doi:10.1155/2007/64569.
15. F.-J. Veredas, M. Scheppler, W. Moffat, and B. Mei, "Custom Implementation of the Coarse-Grained Reconfigurable ADRES Architecture for Multimedia Purposes." in FPL, 2005, pp. 106-111.