Compiler-assisted soft error detection under performance and energy constraints in embedded systems

Transactions on Embedded Computing Systems

Volumn 8, Issue 4, 2009, Pages

  Hu, Jie ^b   Li, Feihui ^a,c   Degalahal, Vijay ^a,c   Kandemir, Mahmut ^a,c   Vijaykrishnan, N ^a,c   Irwin, Mary J ^a,c  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

^b NEW JERSEY INSTITUTE OF TECHNOLOGY   (United States)

^c The Pennsylvania State University   (United States)

Author keywords

Compilers; Embedded systems; Energy consumption; Instruction duplication; Reliability; Soft errors

Indexed keywords

CATASTROPHIC CONSEQUENCES; COMPILER-ASSISTED; COMPILERS; DATA-PATHS; EMBEDDED APPLICATION; ENERGY CONSTRAINT; ENERGY CONSUMPTION; INSTRUCTION DUPLICATION; MAINTENANCE PROBLEM; PERFORMANCE DEGRADATION; SOFT ERROR; SOFT ERROR DETECTION; SOFT ERRORS; TERRESTRIAL RADIATION; TRADE-OFF ANALYSIS;

ARCHITECTURAL DESIGN; ERROR CORRECTION; ERROR DETECTION; INFRARED RADIATION; MICROPROCESSOR CHIPS; PROGRAM COMPILERS; RELIABILITY ANALYSIS; VERY LONG INSTRUCTION WORD ARCHITECTURE;

EMBEDDED SYSTEMS;

EID: 69149111260     PISSN: 15399087     EISSN: 15583465     Source Type: Journal    
DOI: 10.1145/1550987.1550990     Document Type: Article

References (32)

1. Austin, T. 1999. Diva: A reliable substrate for deep submicron microarchitecture design. In Proceedings of the 32nd Annual IEEE / ACM International Symposium on Micro-Architecture. IEEE, Los Alamitos, 196-207.
2. Avizienis, A. 1973. Arithmetic algorithms for error-coded operands. IEEE Trans.Comput. C 22, 6, 567-572.
3. Baze, M. and Buchner, S. 1997. Attenuation of single event induced pulses in cmos combinational logic. IEEE Trans. Nucl. Sci. 44, 6.
4. Bolchini, C. and Salice, F. 2001. A software methodology for detecting hardware faults in vliw data path. In Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. IEEE, Los Alamitos, 170-175.
5. Gomaa, M. A. and Vijaykumar, T. N. 2005. Opportunistic transient-fault detection. In Proceedings of the 32nd Annual International Symposium on Computer Architecture. ACM, New York, 172-183.
6. Hazucha, P. and Svensson, C. 2000. Impact of cmos technology scaling on the atmospheric neutron soft error rate. IEEE Trans, Nucl. Sci. 47, 6, 2586-2594.
7. Holm, J. and Banerjee, P. 1992. Low cost concurrent error detection in a vliw architecture using replicated instructions. In Proceedings of the International Conference on Parallel Processing. IEEE, Los Alamitos, 192-195.
8. Hp Nonstop Himalaya. http://nonstop.compaq.com/.
9. Ishihara, F., Sheikh, F., and Nikolic, B. 2004. Level conversion for dual-supply systems. IEEE-Trans. VLSI 12, 2, 185-195.
10. Lee, C., Potkonjak, M., and Mangione-Smith, W. 1997. Media-bench: A tool for evaluating and synthesizing multimedia and communications systems. In Proceedings of the 30th Annual IEEE / ACM International Symposium on Micro-Architecture. IEEE, Los Alamitos, 330-335.
11. LO, J.-C., Thanawastien, S., Rao, T. R. N., and Nicolaidis, M. 1992. An sfs berger check prediction alu and its application to self-checking processor designs. IEEE Trans.Comput. Aid. Des. Integr. Circ. Syst. 11, 4, 525-540.
12. Mendelson, A. and Suri, N. 2000. Designing high-performance and reliable superscalar architectures: The out of order reliable superscalar (o3rs) approach. In Proceedings of the International Conference on Dependable Systems and Networks. IEEE, Los Alamitos.
13. Mukherjee, S. S., Kontz, M., and Reinhardt, S. K. 2002. Detailed design and evaluation of redundant multi-threading alternatives. In Proceedings of the 29th Annual International Symposium on Computer Architecture. ACM, New York, 99-110.
14. Mukherjee, S. S., Weaver, C. T., Emer, J., Reinhardt, S. K., and Austin, T. 2003. A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor. In Proceedings of the 36th Annual IEEE / ACM International Symposium on Microarchi-tecture. IEEE, Los Alamitos.
15. Namjoo, M. and McCluskey, E. 1981. Watchdog processors and detection of malfunctions at the system level. Tech. rep. 81-117, CRC.
16. Nicolaidis, M. 1993. Efficient implementation of self-checking adders and alus. In Proceedings of the 23th Fault Tolerant Computing Symposium.
17. Oh, N., Shirvani, P., and McCluskey, E. 2002a. Control-flow checking by software signatures. IEEE Trans. Reliab. 51, 1, 111-122.
18. Oh, N., Shirvani, P., and McCluskey, E. 2002b. Error detection by duplicated instructions in super-scalarprocessors. IEEE Trans. Reliab. 51, 1, 63-75. (Pubitemid 34630924)
19. Parashar, A., Gurumurthi, S., and Sivasubramaniam, A. 2004. A complexity-effective approach to alu bandwidth enhancement for instruction-level temporal redundancy. In Proceedings of the 31st Annual International Symposium on Computer Architecture. ACM, New York.
20. Patel, J. H. and Fung, L. Y 1982. Concurrent error detection on alu's by recomputing with shifted operands. IEEE Trans. Comput. 31, 7, 589-595.
21. Ray, J., Hoe, J., and Falsafi, B. 2001. Dual use of superscalar data-path for transient-fault detection and recovery. In Proceedings of the 34th Annual IEEE / ACM International Symposium on Micro-architecture. IEEE, Los Alamitos, 214-224.
22. Reinhardt, S. and Mukherjee, S. 2000. Transient fault detection via simultaneous multithreading. In Proceedings of the 27 th Annual International Symposium on Computer Architecture. ACM, New York, 25-36.
23. Reis, G. A., Chang, J., Vachharajani, N., Rangan, R., and August, D. I. 2005. Swift: Software implemented fault tolerance. In Proceedings of the 3rd International Symposium on Code Generation and Optimization (CGO). ACM, New York.
24. Reis, G. A., Chang, J., Vachharajani, N., Rangan, R., August, D. I., and Mukherjee, S. S. 2005. Design and evaluation of hybrid fault-detection systems. In Proceedings of the 32nd Annual International Symposium on Computer Architecture. ACM, New York, 148-159.
25. Rotenberg, E. 1999. Ar-smt: A micro-architectural approach to fault tolerance in microprocessors. In Proceedings of the International Symposium on Fault-Tolerant Computing. IEEE, Los Alamitos, 84-91.
26. Schuette, M. and Shen, J. 1994. Exploiting instruction-level parallelism for integrated control-flow monitoring. IEEE Trans. Comput. 43, 2, 129-140.
27. Shivakumar, P., Kistler, M., Keckler, S. W., Burger, D., Alvisi, L. 2002. Modeling the effect of technology trends on the soft error rate of combinational logic. In Proceedings of the International Conference on Dependable Systems and Networks. IEEE, Los Alamitos, 389-398.
28. Slegel, T. J., Averill, R. M., III Check, M. A., Giamei, B. C., Krumm, B. W., Krygowski, C. A., LI, W. H., Liptay, J. S., MacDougall, J. D., et al. 1999. IBM's S/390 G5 micro-processor design. IEEE Micro 19, 2, 12-23.
29. Smolens, J., Kim, J., Hoe, J. C., and Falsafi, B. 2004. Efficient resource sharing in concurrent error detecting superscalar micro-architecture. In Proceedings of the ACM/ IEEE International Symposium on Microarchitecture (MICRO). ACM, New York.
30. Sundaramoorthy, K., Purser, Z., and Rotenburg, E. 2000. Slipstream processors: Improving both performance and fault tolerance. In Proceedings of the 9th International Conference on Architectural Support for Programming Languages and Operating systems. ACM, New York, 257-268.
31. Vijaykumar, T., Pomeranz, I., and Cheng, K. 2002. Transient-fault recovery via simultaneous multi-threading. In Proceedings of the 29th Annual International Symposium on Computer Architecture. ACM, New York, 87-98.
32. Weaver, C., Emer, J., Mukherjee, S. S., and Reinhardt, S. K. 2004. Techniques to reduce the soft error rate of a high-performance micro-processor. In Proceedings of the 31st Annual International Symposium on Computer Architecture. ACM, New York, 264-275.