Designing high-performance & reliable superscalar architectures the out of order reliable superscalar (O3RS) approach

Proceedings of the 2002 International Conference on Dependable Systems and Networks

Volumn , Issue , 2000, Pages 473-481

  Mendelson, Avi ^b   Suri, Neeraj ^a  

^a CHALMERS UNIVERSITY OF TECHNOLOGY   (Sweden)

^b NONE

Author keywords

Pipelines; Superscalar architectures; Transient errors recovery

Indexed keywords

OUT OF ORDER RELIABLE SUPERSCALAR APPROACH; TRANSIENT FAULTS;

COMPUTER SYSTEM RECOVERY; DESIGN; ERROR CORRECTION; FAULT TOLERANT COMPUTER SYSTEMS; PIPELINE PROCESSING SYSTEMS; SYSTEMS ANALYSIS; TECHNOLOGICAL FORECASTING;

COMPUTER ARCHITECTURE;

EID: 0034590178     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICDSN.2000.857578     Document Type: Conference Paper

References (20)

1. Diefendoff, K., "The Race to Point One Eight", Microprocessor Report, Vol. 12, # 12, pp. 10-22, Sept, 1998.
2. Johnson, M., "Superscalar Microprocessor Design", Prentice Hall, 1990.
3. Pentium II: Intel Architecture Manual, Intel Corp., 1997.
4. Mendelson, A. and Suri, N., "Cache Based Fault Recovery in Distributed Systems," Proc. ICECCS, pp. 19-129, 1997.
5. Rotenberg, E., "AR-SMT: A Microarchitecture Approach to Fault Tolerance in Microprocessors", Proc. FTCS-29, pp. 84-91, 1999.
6. Rubinfeld, P., "Virtual Roundtable on the Challenges and Trends in Processor Design: Managing Problems at High Speeds", IEEE Computer, 3(1):47-48, Jan 1998
7. Pradhan, D., "Fault Tolerant Computer System", Prentice Hall, 1998.
8. IBM 390×2 IBM System Journal, IBM Corp. 1996.
9. Sohi, G., Franklin, M., and Saluja, K., "A Study of Time-Redundant Fault Tolerant Techniques in High Performance Pipelined Computers", Proc. FTCS-19, pp. 436-443, 1989.
10. Tullsen, D., Eggers, S. and Levy, H. "Simultaneous Multithreading: Maximizing Chip Parallelism", Proc. 22nd Intl. Symp. On Computer Architecture, pp 392-403, 1995.
11. Tullsen, D., Eggers, S., Emer, J., Levy, H., Lo, J. and Stamm, R. "Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor" Proc. 23rd Intl. Symp. on Computer Architecture, pp. 191-202, 1996.
12. Rotenberg, E., Jacobson, Q., Sazeides, Y. and Smith, J., "Trace Processors", Proc. 30th Intl. Symp. on Microarchitecture, Dec 1997.
13. Yeh, T. and Patt, Y., "Alternative Implementations of Two-Level Adaptive Branch Prediction", Proc. 19th Intl. Symp. on Computer Architecture, pp. 124-134, 1992.
14. Gabbay, F. and Mendelson, A., "Characterization of Value Prediction and its Impact on Modern Computer Architectures", ACM Transaction on Computer Systems, Vol 16, No 3, Sept 1998.
15. Lipasti, M., "Value Locality and Speculative Execution", PhD Thesis, Carnegie Mellon University, April 1997.
16. Anglada, R. and Rubio, A., "An Approach to Crosstalk Effect Analysis and Avoidance Techniques in Digital CMOS VLSI circuits", International Journal of Electronics, 6(5):9-17, 1988.
17. Burger, D. and Austin, T., "The Simplescalar Toolset, Version 2.0", Technical Report CS-TR-97-1342, University of Wisconsin, Madison, June 1997.
18. Spainhower, L. and Gregg, T., "G4: A Fault-Tolerant CMOS Mainframe", Proc. FTCS-28, pp. 432-440, 1998.
19. Tamir, Y. and Tremblay, M., "High-Performance Fault Tolerant VLSI Systems Using Micro Rollback", IEEE Transactions on Computers, 39(4): pp. 548-553, April 1990
20. Austin, T., "DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design", Proc. MICRO-32, pp. 196-207, 1999