-
6
-
-
51549111756
-
-
th Int. Sym. on High-Perf. Comp. Arch., pp. 191-202, 2008.
-
th Int. Sym. on High-Perf. Comp. Arch., pp. 191-202, 2008.
-
-
-
-
7
-
-
0038528623
-
Near Speed-oflight Signaling over On-chip Electrical Interconnects
-
May
-
R. T. Chang, N. Talwalkar, C. P. Yue, S.S. Wong. Near Speed-oflight Signaling over On-chip Electrical Interconnects. IEEE J. of Solid-State Circuits, 38(5):834-838, May 2003.
-
(2003)
IEEE J. of Solid-State Circuits
, vol.38
, Issue.5
, pp. 834-838
-
-
Chang, R.T.1
Talwalkar, N.2
Yue, C.P.3
Wong, S.S.4
-
8
-
-
33845889046
-
Interconnect-Aware Coherence Protocols for Chip Multiprocessors
-
L. Chen, N. Muralimanohar, K. Ramani, R. Balasubramonian, J. Carter. Interconnect-Aware Coherence Protocols for Chip Multiprocessors. Proc. of the 33rd Int. Sym. on Comp. Arch., pp. 339-351, 2006.
-
(2006)
Proc. of the 33rd Int. Sym. on Comp. Arch
, pp. 339-351
-
-
Chen, L.1
Muralimanohar, N.2
Ramani, K.3
Balasubramonian, R.4
Carter, J.5
-
9
-
-
62349086227
-
Express Cubes: Improving the Performance of kary n-cube Interconnection Networks
-
W. J. Dally. Express Cubes: Improving the Performance of kary n-cube Interconnection Networks. IEEE Trans. on Computers, 40(9):1016-1023, 1991.
-
(1991)
IEEE Trans. on Computers
, vol.40
, Issue.9
, pp. 1016-1023
-
-
Dally, W.J.1
-
11
-
-
36849013038
-
On-Chip Interconnection Networks of the TRIPS Chip
-
September/October
-
P. Gratz, C. Kim, K. Sankaralingam, H. Hanson, P. Shivakumar, S. W. Keckler, D. C. Burger. On-Chip Interconnection Networks of the TRIPS Chip. IEEE Micro, 27(5):41-50, September/October 2007.
-
(2007)
IEEE Micro
, vol.27
, Issue.5
, pp. 41-50
-
-
Gratz, P.1
Kim, C.2
Sankaralingam, K.3
Hanson, H.4
Shivakumar, P.5
Keckler, S.W.6
Burger, D.C.7
-
13
-
-
33646922057
-
The Future of Wires
-
R. Ho, K. Mai, and M. Horowitz. The Future of Wires. Proc. of the IEEE, 89(4):490-504, 2001.
-
(2001)
Proc. of the IEEE
, vol.89
, Issue.4
, pp. 490-504
-
-
Ho, R.1
Mai, K.2
Horowitz, M.3
-
14
-
-
50949133842
-
Low-K Interconnect Stack with Thick Metal 9 Redistribution Layer and Cu Die Rump for 45nm High Volume Manufacturing
-
D. Ingerly, et al. Low-K Interconnect Stack with Thick Metal 9 Redistribution Layer and Cu Die Rump for 45nm High Volume Manufacturing. Interconnect Tech. Conf., IITC pp. 216-218, 2008.
-
(2008)
Interconnect Tech. Conf., IITC
, pp. 216-218
-
-
Ingerly, D.1
-
15
-
-
60649114975
-
On- Chip Interconnection Networks: Why They are Different and How to Compare them
-
Tech. Rep
-
D. N. Jayasimha, Bilal Zafar, Yatin Hoskote. On- Chip Interconnection Networks: Why They are Different and How to Compare them. Tech. Rep., Intel http://blogs.intel.com/research/terascale/ODI why-different.pdf
-
-
-
Jayasimha, D.N.1
Zafar, B.2
Hoskote, Y.3
-
16
-
-
0034781734
-
A Stochastic Global Net-Length Distribution for a Three-Dimensional System-on-Chip (3D-SoC)
-
J. W. Joyner, P. Zarkesh-Ha, and J. D. Meindl. A Stochastic Global Net-Length Distribution for a Three-Dimensional System-on-Chip (3D-SoC). The 14th IEEE Int. ASIC/SOC Conf., pp. 147-151, 2001.
-
(2001)
The 14th IEEE Int. ASIC/SOC Conf
, pp. 147-151
-
-
Joyner, J.W.1
Zarkesh-Ha, P.2
Meindl, J.D.3
-
17
-
-
34547476643
-
PicoServer: Using 3D Stacking Technology to Enable a Compact Energy Efficient Chip Multiprocessor
-
T. Kgil, et al. PicoServer: Using 3D Stacking Technology to Enable a Compact Energy Efficient Chip Multiprocessor. Proc. of the 12th Int. Conf. on Arch. Support for Prog. Lang. & Operating Sys., pp. 117-128, 2006.
-
(2006)
Proc. of the 12th Int. Conf. on Arch. Support for Prog. Lang. & Operating Sys
, pp. 117-128
-
-
Kgil, T.1
-
19
-
-
27944435722
-
A Low Latency Router Supporting Adaptivity for On-Chip Interconnects
-
J. Kim, D. Park, T. Theocharides, V. Narayanan, C. Das. A Low Latency Router Supporting Adaptivity for On-Chip Interconnects. Proc. of the 42nd Conf. on Design Auto., pp. 559-564, 2005.
-
(2005)
Proc. of the 42nd Conf. on Design Auto
, pp. 559-564
-
-
Kim, J.1
Park, D.2
Theocharides, T.3
Narayanan, V.4
Das, C.5
-
20
-
-
33845899086
-
A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks
-
J. Kim, C. Nicopoulos, D. Park, V. Narayanan, M. S. Yousif, and C. R. Das. A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks. Proc. of the 33rd Int. Sym. on Comp. Arch., pp. 138-149, 2006.
-
(2006)
Proc. of the 33rd Int. Sym. on Comp. Arch
, pp. 138-149
-
-
Kim, J.1
Nicopoulos, C.2
Park, D.3
Narayanan, V.4
Yousif, M.S.5
Das, C.R.6
-
21
-
-
33845899086
-
A Novel Dimensionally-Decomposed Router for On-Chip Communication in 3D Architecture
-
J. Kim, C. Nicopoulos, D. Park, R. Das, Y. Xie, V. Narayanan, M. S. Yousif, and C. Das. A Novel Dimensionally-Decomposed Router for On-Chip Communication in 3D Architecture. Proc. of the 34th Int. Sym. on Comp. Arch., pp. 4-15, 2007.
-
(2007)
Proc. of the 34th Int. Sym. on Comp. Arch
, pp. 4-15
-
-
Kim, J.1
Nicopoulos, C.2
Park, D.3
Das, R.4
Xie, Y.5
Narayanan, V.6
Yousif, M.S.7
Das, C.8
-
22
-
-
34249821314
-
Leveraging Optical Technology in Future Bus-Based Chip Multiprocessors
-
N. Kirman, M. Kirman, R. K. Dokania, J. F. Martinez, A. B. Apsel, M. A.Watkins, and D. H. Albonesi. Leveraging Optical Technology in Future Bus-Based Chip Multiprocessors. Int. Sym. on Microarchitecture, pp. 492-503, 2006.
-
(2006)
Int. Sym. on Microarchitecture
, pp. 492-503
-
-
Kirman, N.1
Kirman, M.2
Dokania, R.K.3
Martinez, J.F.4
Apsel, A.B.5
Watkins, M.A.6
Albonesi, D.H.7
-
23
-
-
35348858651
-
Express Virtual Channels: Towards the Ideal Interconnection Fabric
-
A. Kumar, L.-S. Peh, P. Kundu, and N. K. Jha. Express Virtual Channels: Towards the Ideal Interconnection Fabric. Proc. of the 34th Int. Sym. on Comp. Arch., pp. 150-161, 2007.
-
(2007)
Proc. of the 34th Int. Sym. on Comp. Arch
, pp. 150-161
-
-
Kumar, A.1
Peh, L.-S.2
Kundu, P.3
Jha, N.K.4
-
24
-
-
27544456315
-
Interconnections in Multicore Architectures: Understanding Mechanisms, Overheads and Scaling
-
Madison, USA
-
R. Kumar, V. Zyuban, and D. M. Tullsen. Interconnections in Multicore Architectures: Understanding Mechanisms, Overheads and Scaling. Proc. of the 32nd Int. Sym. on Comp. Arch., pp. 408-419, Madison, USA, 2005.
-
(2005)
Proc. of the 32nd Int. Sym. on Comp. Arch
, pp. 408-419
-
-
Kumar, R.1
Zyuban, V.2
Tullsen, D.M.3
-
25
-
-
33845914023
-
Design and Management of 3D Chip Multiprocessors Using Network-in-Memory
-
F. Li, C. Nicopoulos, T. Richardson, Y. Xie, V. Narayanan, M. Kandemir. Design and Management of 3D Chip Multiprocessors Using Network-in-Memory. Proc. of the 33rd Int. Sym. on Comp. Arch., pp. 130-141, 2006.
-
(2006)
Proc. of the 33rd Int. Sym. on Comp. Arch
, pp. 130-141
-
-
Li, F.1
Nicopoulos, C.2
Richardson, T.3
Xie, Y.4
Narayanan, V.5
Kandemir, M.6
-
26
-
-
52649125840
-
3D-Stacked Memory Architecture for Multi-Core Processors
-
G. H. Loh. 3D-Stacked Memory Architecture for Multi-Core Processors. the 35th Int. Sym. on Comp. Arch., pp. 453-464, 2008.
-
(2008)
the 35th Int. Sym. on Comp. Arch
, pp. 453-464
-
-
Loh, G.H.1
-
27
-
-
0036469676
-
Simics: A Full System Simulation Platform
-
P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, B. Werner. Simics: A Full System Simulation Platform. IEEE Computer, 35(2):50-58, 2002.
-
(2002)
IEEE Computer
, vol.35
, Issue.2
, pp. 50-58
-
-
Magnusson, P.S.1
Christensson, M.2
Eskilson, J.3
Forsgren, D.4
Hallberg, G.5
Hogberg, J.6
Larsson, F.7
Moestedt, A.8
Werner, B.9
-
30
-
-
33746930901
-
It's a Small World After All: NoC Performance Optimization via Long-Range Link Insertion
-
693-706, July
-
U. Y. O. and R. Marculescu. It's a Small World After All: NoC Performance Optimization via Long-Range Link Insertion. IEEE Trans. on VLSI Sys., 14(7):693-706, July 2006.
-
(2006)
IEEE Trans. on VLSI Sys
, vol.14
, Issue.7
-
-
Marculescu, R.1
-
31
-
-
52649135185
-
MIRA: A Multi-Layered On-Chip Interconnect Router Architecture
-
D. Park, S. Eachempati, R. Das, A. K. Mishra, Y. Xie, V. Narayanan, C. Das. MIRA: A Multi-Layered On-Chip Interconnect Router Architecture. Proc. of the 35th Int. Sym. on Comp. Arch., pp. 251-261, 2008.
-
(2008)
Proc. of the 35th Int. Sym. on Comp. Arch
, pp. 251-261
-
-
Park, D.1
Eachempati, S.2
Das, R.3
Mishra, A.K.4
Xie, Y.5
Narayanan, V.6
Das, C.7
-
32
-
-
34547673128
-
Thermal Herding: Microarchitecture techniques for controlling hotspots in high-performance 3Dintegrated processors
-
K. Puttaswamy and G. H. Loh. Thermal Herding: microarchitecture techniques for controlling hotspots in high-performance 3Dintegrated processors. Int. Sym. on High-Perf. Comp. Arch., pp. 193- 204, 2007.
-
(2007)
Int. Sym. on High-Perf. Comp. Arch
, pp. 193-204
-
-
Puttaswamy, K.1
Loh, G.H.2
-
33
-
-
33746590812
-
-
K. Srinivasan, K. S. C., and G. Konjevod. Linear-Programming- Based Techniques for Synthesis of Network-on-Chip Architectures. IEEE Trans. on VLSI Sys., 14(4):407-420, 2006.
-
K. Srinivasan, K. S. C., and G. Konjevod. Linear-Programming- Based Techniques for Synthesis of Network-on-Chip Architectures. IEEE Trans. on VLSI Sys., 14(4):407-420, 2006.
-
-
-
-
34
-
-
84948976085
-
Orion: A Power-Performance Simulator for Interconnection Networks
-
Hang-Sheng Wang, Xinping Zhu, Li-Shiuan Peh, Sharad Malik. Orion: A Power-Performance Simulator for Interconnection Networks Proc. of Int. Sym. on Micro., pp. 294-305, 2002.
-
(2002)
Proc. of Int. Sym. on Micro
, pp. 294-305
-
-
Wang, H.-S.1
Zhu, X.2
Peh, L.-S.3
Malik, S.4
-
35
-
-
65349161276
-
-
45nm BSIM4 model card for bulk CMOS: V1.0, Feb 22, 2006, http://www.eas.asu.edu/ ptm/latest.html
-
45nm BSIM4 model card for bulk CMOS: V1.0, Feb 22, 2006, http://www.eas.asu.edu/ ptm/latest.html
-
-
-
-
36
-
-
84868934717
-
-
PTM interconnect model
-
PTM interconnect model. http://www.eas.asu.edu/ptm/interconnect.html
-
-
-
-
37
-
-
65349106248
-
-
ITRS roadmap. Tech. Rep, 2005, and
-
ITRS roadmap. Tech. Rep., 2005, and 2006.
-
(2006)
-
-
-
38
-
-
84868930584
-
-
OpenMP. http://openmp.org/wp
-
-
-
-
39
-
-
84868930585
-
-
SPECjbb 2005. http://www.spec.org/jbb2005
-
(2005)
-
-
SPECjbb1
-
40
-
-
65349148827
-
-
SPLASH-2. http://www-flash.stanford,edu/apps/SPLASH/.
-
SPLASH-2. http://www-flash.stanford,edu/apps/SPLASH/.
-
-
-
|