메뉴 건너뛰기




Volumn , Issue , 2009, Pages 30-41

A low-radix and low-diameter 3D interconnection network design

Author keywords

[No Author keywords available]

Indexed keywords

ARTS COMPUTING; COMPUTER ARCHITECTURE; INTEGRATED CIRCUIT INTERCONNECTS; INTERCONNECTION NETWORKS (CIRCUIT SWITCHING); MESH GENERATION; NETWORK LAYERS; NETWORK-ON-CHIP; ROUTERS; THREE DIMENSIONAL INTEGRATED CIRCUITS; TOPOLOGY;

EID: 65349146389     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2009.4798234     Document Type: Conference Paper
Times cited : (86)

References (41)
  • 6
    • 51549111756 scopus 로고    scopus 로고
    • th Int. Sym. on High-Perf. Comp. Arch., pp. 191-202, 2008.
    • th Int. Sym. on High-Perf. Comp. Arch., pp. 191-202, 2008.
  • 7
    • 0038528623 scopus 로고    scopus 로고
    • Near Speed-oflight Signaling over On-chip Electrical Interconnects
    • May
    • R. T. Chang, N. Talwalkar, C. P. Yue, S.S. Wong. Near Speed-oflight Signaling over On-chip Electrical Interconnects. IEEE J. of Solid-State Circuits, 38(5):834-838, May 2003.
    • (2003) IEEE J. of Solid-State Circuits , vol.38 , Issue.5 , pp. 834-838
    • Chang, R.T.1    Talwalkar, N.2    Yue, C.P.3    Wong, S.S.4
  • 9
    • 62349086227 scopus 로고
    • Express Cubes: Improving the Performance of kary n-cube Interconnection Networks
    • W. J. Dally. Express Cubes: Improving the Performance of kary n-cube Interconnection Networks. IEEE Trans. on Computers, 40(9):1016-1023, 1991.
    • (1991) IEEE Trans. on Computers , vol.40 , Issue.9 , pp. 1016-1023
    • Dally, W.J.1
  • 14
    • 50949133842 scopus 로고    scopus 로고
    • Low-K Interconnect Stack with Thick Metal 9 Redistribution Layer and Cu Die Rump for 45nm High Volume Manufacturing
    • D. Ingerly, et al. Low-K Interconnect Stack with Thick Metal 9 Redistribution Layer and Cu Die Rump for 45nm High Volume Manufacturing. Interconnect Tech. Conf., IITC pp. 216-218, 2008.
    • (2008) Interconnect Tech. Conf., IITC , pp. 216-218
    • Ingerly, D.1
  • 15
    • 60649114975 scopus 로고    scopus 로고
    • On- Chip Interconnection Networks: Why They are Different and How to Compare them
    • Tech. Rep
    • D. N. Jayasimha, Bilal Zafar, Yatin Hoskote. On- Chip Interconnection Networks: Why They are Different and How to Compare them. Tech. Rep., Intel http://blogs.intel.com/research/terascale/ODI why-different.pdf
    • Jayasimha, D.N.1    Zafar, B.2    Hoskote, Y.3
  • 16
    • 0034781734 scopus 로고    scopus 로고
    • A Stochastic Global Net-Length Distribution for a Three-Dimensional System-on-Chip (3D-SoC)
    • J. W. Joyner, P. Zarkesh-Ha, and J. D. Meindl. A Stochastic Global Net-Length Distribution for a Three-Dimensional System-on-Chip (3D-SoC). The 14th IEEE Int. ASIC/SOC Conf., pp. 147-151, 2001.
    • (2001) The 14th IEEE Int. ASIC/SOC Conf , pp. 147-151
    • Joyner, J.W.1    Zarkesh-Ha, P.2    Meindl, J.D.3
  • 17
    • 34547476643 scopus 로고    scopus 로고
    • PicoServer: Using 3D Stacking Technology to Enable a Compact Energy Efficient Chip Multiprocessor
    • T. Kgil, et al. PicoServer: Using 3D Stacking Technology to Enable a Compact Energy Efficient Chip Multiprocessor. Proc. of the 12th Int. Conf. on Arch. Support for Prog. Lang. & Operating Sys., pp. 117-128, 2006.
    • (2006) Proc. of the 12th Int. Conf. on Arch. Support for Prog. Lang. & Operating Sys , pp. 117-128
    • Kgil, T.1
  • 24
    • 27544456315 scopus 로고    scopus 로고
    • Interconnections in Multicore Architectures: Understanding Mechanisms, Overheads and Scaling
    • Madison, USA
    • R. Kumar, V. Zyuban, and D. M. Tullsen. Interconnections in Multicore Architectures: Understanding Mechanisms, Overheads and Scaling. Proc. of the 32nd Int. Sym. on Comp. Arch., pp. 408-419, Madison, USA, 2005.
    • (2005) Proc. of the 32nd Int. Sym. on Comp. Arch , pp. 408-419
    • Kumar, R.1    Zyuban, V.2    Tullsen, D.M.3
  • 26
    • 52649125840 scopus 로고    scopus 로고
    • 3D-Stacked Memory Architecture for Multi-Core Processors
    • G. H. Loh. 3D-Stacked Memory Architecture for Multi-Core Processors. the 35th Int. Sym. on Comp. Arch., pp. 453-464, 2008.
    • (2008) the 35th Int. Sym. on Comp. Arch , pp. 453-464
    • Loh, G.H.1
  • 30
    • 33746930901 scopus 로고    scopus 로고
    • It's a Small World After All: NoC Performance Optimization via Long-Range Link Insertion
    • 693-706, July
    • U. Y. O. and R. Marculescu. It's a Small World After All: NoC Performance Optimization via Long-Range Link Insertion. IEEE Trans. on VLSI Sys., 14(7):693-706, July 2006.
    • (2006) IEEE Trans. on VLSI Sys , vol.14 , Issue.7
    • Marculescu, R.1
  • 32
    • 34547673128 scopus 로고    scopus 로고
    • Thermal Herding: Microarchitecture techniques for controlling hotspots in high-performance 3Dintegrated processors
    • K. Puttaswamy and G. H. Loh. Thermal Herding: microarchitecture techniques for controlling hotspots in high-performance 3Dintegrated processors. Int. Sym. on High-Perf. Comp. Arch., pp. 193- 204, 2007.
    • (2007) Int. Sym. on High-Perf. Comp. Arch , pp. 193-204
    • Puttaswamy, K.1    Loh, G.H.2
  • 33
    • 33746590812 scopus 로고    scopus 로고
    • K. Srinivasan, K. S. C., and G. Konjevod. Linear-Programming- Based Techniques for Synthesis of Network-on-Chip Architectures. IEEE Trans. on VLSI Sys., 14(4):407-420, 2006.
    • K. Srinivasan, K. S. C., and G. Konjevod. Linear-Programming- Based Techniques for Synthesis of Network-on-Chip Architectures. IEEE Trans. on VLSI Sys., 14(4):407-420, 2006.
  • 34
    • 84948976085 scopus 로고    scopus 로고
    • Orion: A Power-Performance Simulator for Interconnection Networks
    • Hang-Sheng Wang, Xinping Zhu, Li-Shiuan Peh, Sharad Malik. Orion: A Power-Performance Simulator for Interconnection Networks Proc. of Int. Sym. on Micro., pp. 294-305, 2002.
    • (2002) Proc. of Int. Sym. on Micro , pp. 294-305
    • Wang, H.-S.1    Zhu, X.2    Peh, L.-S.3    Malik, S.4
  • 35
    • 65349161276 scopus 로고    scopus 로고
    • 45nm BSIM4 model card for bulk CMOS: V1.0, Feb 22, 2006, http://www.eas.asu.edu/ ptm/latest.html
    • 45nm BSIM4 model card for bulk CMOS: V1.0, Feb 22, 2006, http://www.eas.asu.edu/ ptm/latest.html
  • 36
    • 84868934717 scopus 로고    scopus 로고
    • PTM interconnect model
    • PTM interconnect model. http://www.eas.asu.edu/ptm/interconnect.html
  • 37
    • 65349106248 scopus 로고    scopus 로고
    • ITRS roadmap. Tech. Rep, 2005, and
    • ITRS roadmap. Tech. Rep., 2005, and 2006.
    • (2006)
  • 38
    • 84868930584 scopus 로고    scopus 로고
    • OpenMP. http://openmp.org/wp
  • 39
    • 84868930585 scopus 로고    scopus 로고
    • SPECjbb 2005. http://www.spec.org/jbb2005
    • (2005)
    • SPECjbb1
  • 40
    • 65349148827 scopus 로고    scopus 로고
    • SPLASH-2. http://www-flash.stanford,edu/apps/SPLASH/.
    • SPLASH-2. http://www-flash.stanford,edu/apps/SPLASH/.


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.