UltraSPARC-III: designing third-generation 64-bit performance

IEEE Micro

Volumn 19, Issue 3, 1999, Pages 73-85

  Horel, Tim ^a   Lauterbach, Gary ^a  

^a NONE

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BUFFER STORAGE; CMOS INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; COMPUTER WORKSTATIONS; DATA STRUCTURES; DIGITAL ARITHMETIC; INTEGER PROGRAMMING; INTERFACES (COMPUTER); PERSONAL COMPUTERS; PIPELINE PROCESSING SYSTEMS; SYSTEMS ANALYSIS;

DATA CACHE UNIT; EXTERNAL MEMORY UNIT; FLOATING POINT UNIT; SYSTEM INTERFACE UNIT; ULTRASPARC-III MICROPROCESSOR;

MICROPROCESSOR CHIPS;

EID: 0032630821     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/40.768506     Document Type: Article

References (11)

1. D. Weaver and T. Germond, The SPARC Architecture Manual, Version 9, Prentice Hall, Englewood Cliffs, N.J., 1994.
2. N. Wilhelm, "Why Wire Delays Will No Longer Scale for VLSI Chips," Tech. Report TR-95-44, Sun Laboratories, Mountain View, Calif., 1995.
3. K.J. Nowka and M.J. Flynn, Wave Pipelining of High-Performance CMOS Static RAM, Tech. Report CSL-TR-94-615, Stanford University, Stanford, Calif., 1994.
4. S.-T. Pan, K. So, and J. Rameh, "Improving Branch Prediction Accuracy using Branch Correlation," Proc. Fifth Conf. Architectural Support for Programming Languages and Operating Systems, ACM Press, New York, 1992, pp. 76-84.
5. J.E. Smith and J.E. Pleszkun, "Implementation of Precise Interrupts in Pipelined Processors," Proc. 12th Ann. Int'l Symp. Computer Architecture, ACM Press, p. 36-44.
6. R. Heald et al., "64-KByte Sum-Addressed-Memory Cache with 1.6-ns Cycle and 2.6ns Latency," IEEE J. Solid-State Circuits, Nov. 1998, pp. 1,682-1,689.
7. N. Jouppi, "Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers," Proc. 17th Ann. Int'l Symp. Computer Architecture, IEEE Computer Soc. Press, Los Alamitos, Calif., 1990, pp. 364-373.
8. J.-L. Baer and T.-F. Chen,"An Effective On-Chip Preloading Scheme to Reduce Data Access Penalty," Proc. Supercomputing 91, IEEE Computer Soc. Press, 1991, pp. 176-186.
9. N. Jouppi, "Cache Write Policies and Performance," Proc. 20th Ann. Int'l Symp. Computer Architecture, ACM Press, 1992, pp. 191-201.
10. F. Klass, "A Non-Blocking Multiple-Phase Clocking Scheme for Dynamic Logic," IEEE Int'l Workshop on Clock Distribution Networks Design, Synthesis, and Analysis, IEEE Press, Piscataway, N.J., 1997.
11. F. Klass, "Semi-dynamic and Dynamic Flip-flops with Embedded Logic." Digest of Tech. Papers, 1998 Symp. VLSI Circuits, IEEE Press, 1998, pp. 108-109.