Non-volatile memories for removable media

Proceedings of the IEEE

Volumn 97, Issue 1, 2009, Pages 148-160

  Micheloni, Rino ^a   Picca, Massimiliano ^a   Amato, Stefano ^a   Schwalm, Helmut ^b   Scheppler, Michael ^b   Commodaro, Stefano ^a  

^a Qimonda Italy Srl   (Italy)

^b Qimonda Flash GmbH   (Germany)

Author keywords

Flash cards; NAND Flash memory; System in package

Indexed keywords

HARD DISK STORAGE; MEMORY ARCHITECTURE; NAND CIRCUITS; SYSTEM-IN-PACKAGE;

BAD BLOCK MANAGEMENTS; CONSUMER MARKET; DEDICATED CONTROLLERS; FLASH CARD; MEDIA APPLICATION; NAND FLASH MEMORY; NON-VOLATILE MEMORY; PORTABLE CONSUMER ELECTRONICS;

FLASH MEMORY;

EID: 61549143610     PISSN: 00189219     EISSN: None     Source Type: Journal    
DOI: 10.1109/JPROC.2008.2007477     Document Type: Article

References (24)

1. P. Cappelletti et al., Flash Memories. Norwood, MA: Kluwer Academic, 1999.
2. G. Campardo, R. Micheloni, and D. Novosel, VLSI-Design of Non-Volatile Memories. Berlin, Germany: Springer-Verlag, 2005.
3. C. Park et al., "A high performance controller for NAND Flash-based Solid State Disk (NSSD)," in Proc. IEEE Non-Volatile Semiconduct. Memory Workshop (NVSMW), Feb. 2006, pp. 17-20.
4. D. Nobunaga et al., "A 50 nm 8 Gb NAND flash memory with 100 MB/s program throughput and 200 MB/s DDR interface," in IEEE Int. Solid-State Circuits Conf. Djg. Tech. Papers, Feb. 2008, pp. 426-427.
5. A. Kawaguchi, S. Nishioka, and H. Motoda, "A flash-memory based file system," in Proc. USENIX Winter Technical Conf., 1995, pp. 155-164.
6. J. Kim, J. M. Kim, S. Noh, S. L. Min, and Y. Cho, "A space-efficient flash translation layer for compactflash systems," IEEE Trans. Consum. Electron., vol. 48, pp. 366-375, May 2002.
7. S.-W. Lee, D.-J. Park, T.-S. Chung, D.-H. Lee, S.-W. Park, and H.-J. Songe, "FAST: A log-buffer based FTL scheme with fully associative sector translation," in Proc. 2005 US-Korea Conf. Sci., Technol., Entrepreneur., Aug. 2005.
8. T. Tanzawa, T. Tanaka, K. Takekuchi, R. Shirota, S. Aritome, H. Watanabe, G. Hemink, K. Shimizu, S. Sato, Y. Takekuchi, and K. Ohuchi, "A compact on-chip ECC for low cost Flash memories," IEEE J. Solid-State Circuits, vol. 32, pp. 662-669, May 1997.
9. 2 3-V-only 50-MHz 64-Mb 2-b/cell CHE NOR Flash memory," IEEE J. Solid-State Circuits, vol. 35, pp. 1655-1667, Nov. 2000.
10. R. Micheloni et al., "A 4 Gb 2b/cell NAND flash memory with embedded 5b BCH ECC for 36 MB/s system read throughput," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2006, pp. 142-143.
11. R. Micheloni, A. Marelli, and R. Ravasio, Error Correction Codes for Non-Volatile Memories. Berlin, Germany: Springer-Verlag, 2008.
12. 2 16 Gb 4-MLC NAND flash memory with 43 nm CMOS technology," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2008, pp. 430-431.
13. S.-M. Jung, J. Jang, W. Cho et al., "Three dimensionally stacked NAND Flash memory technology using stacking single crystal Si layers on ILD and TANOS structure for beyond 30 nm node," in IEDM Dig. Tech. Papers, Dec. 2006, pp. 37-40.
14. K. T. Park et al., "A 45 nm 4 Gb 3-dimensional double-stacked multi-level NAND flash memory with shared bitline structure," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2008, pp. 510-511.
15. H. Tanaka, M. Kido, K. Yahashi et al., "Bit cost scalable technology with punch and plug process for ultra high flash memory," in Dig. Symp. VLSI Technol., Jun. 2006, pp. 14-15.
16. M. Bauer et al., "A multilevel-cell, 32 Mb flash memory," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 1995, pp. 132-135.
17. H. A. Castro et al., "A 125 MHz burst mode 0.18 μm 128 Mbit 2 bits per cell flash memory," in Proc. VLSI Symp., Jul. 2002, pp. 304-307.
18. D. Helmhurst et al., "A 1.8 V 128 Mb 125 MHz multi-level cell flash memory with flexible read while write," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2003, pp. 286-287.
19. M. Taub et al., "A 90 nm 512 Mb 166 MHz multilevel cell flash memory with 1.5 MByte/s programming," in IEEE Int. Solid-State Circuits Conf Dig. Tech. Papers, Feb. 2005, pp. 54-55.
20. C. Villa et al., "A 125 MHz burst-mode flexible read-while-write 256 Mbit 2 b/c 1.8 V NOR flash memory," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2005, pp. 52-53.
21. A. Modelli, A. Visconti, and R. Bez, "Advanced flash memory reliability," in Proc. IEEE Int. Conf. Integr. Circuit Design Technol., 2004, pp. 211-218.
22. N. Mielke, H. Belgal, I. Kalastirsky, P. Kalavade, A. Kurtz, Q. Meng, N. Righos, and J. Wu, "Flash EEPROM threshold instabilities due to charge trapping during program/erase cycling," IEEE Trans. Device Mater. Rel., vol. 4, no. 3, pp. 335-344, 2004.
23. A. Chimenton, P. Pellati, and P. Olivo, "Analysis of erratic bits in flash memories," IEEE Trans. Device Mater. Rel., vol. 1, pp. 179-184, Dec. 2001.
24. H. Kurata et al., "Random telegraph signal in flash memory: Its impact on scaling of multilevel flash memory beyond the 90-nm node," IEEE J. Solid-State Circuits, vol. 42, pp. 1362-1369, Jun. 2007.