Efficient resources assignment schemes for clustered multithreaded processors

IPDPS Miami 2008 - Proceedings of the 22nd IEEE International Parallel and Distributed Processing Symposium, Program and CD-ROM

Volumn , Issue , 2008, Pages

  Latorre, Fernando ^a   González, José ^a   González, Antonio ^a  

^a INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INSTRUCTION-LEVEL PARALLELISM; PARALLEL AND DISTRIBUTED PROCESSING; RESOURCE ASSIGNMENT;

CHLORINE COMPOUNDS; COMMERCE; COMPUTER NETWORKS; DISTRIBUTED PARAMETER NETWORKS; FLOW OF SOLIDS; JAVA PROGRAMMING LANGUAGE; SPEECH TRANSMISSION; SURFACE MOUNT TECHNOLOGY;

MULTITASKING;

EID: 51049103005     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2008.4536226     Document Type: Conference Paper

References (33)

1. D. Tullsen, S.J. Eggers, and H.M. Levy, "Simultaneous Multithreading: Maximizing On-Chip Parallelism", In Proceedings of the22th Annual International Symposium on Computer Architecture, 1995.
2. W. Yamamoto, and M. Nemirovsky,"Increasing superscalar performance through multistreaming", In Proceedings of PACT, Jun, 1995.
3. D. Tullsen, S. Eggers, J. Emer, H. Levy, J. Lo, and R. Stamm,"Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor", In proc. of 23nd Annual International Symposium on Computer Architecture, 1996.
4. K. Farkas, P. Chow, N. Jouppi, and Z. Vranesic,"The Multicluster Architecture: Reducing Cycle Time through Partitioning", In Proceedings of MICRO-30. 1997.
5. S. Palacharla, "Complexity-Effective Superscalar Processors", Ph.D. thesis, Univ. of Winsconsin-Madison, 1998.
6. V. Krishnan, and J. Torrellas, "A Clustered Approach to Multithreaded Processors", In International Parallel Processing Symposium, 1998.
7. D. Albonesi, "Dynamic IPC/clock rate optimization", Proceedings of ISCA-25, June 1998.
8. R. Kessler, "The Alpha 21264 Microprocessor", IEEE Micro, 19(2):24-36, March/April 1999.
9. M.J. Flynn, P. Hung, and K. Rudd,"Deep-Submicron Microprocessor Design Issues", IEEE Micro, 19(4): 11-22, July/August 1999.
10. V.V. Zyuban, "Low-Power High-Performance Superscalar Architectures", PhD Thesis, Dept. of Computer Science and Engineering, University of Notre Dame, Jan. 2000.
11. A. Snavely, and D. Tullsen,"Symbiotic Jobscheduling for a Simultaneous Multithreading Processor", In proceedings of Architectural Support for Programming Languages and Operating Systems, 2000.
12. R. Canal, J.M. Parcerisa, and A. González, "Dynamic Cluster Assignment Mechanisms", In proceedings of International Symposium on High Performance Computer Architectures, 2000.
13. A. Baniasadi, and A. Moshovos, "Instruction Distribution Heuristics for Quad-Cluster, Dynamically-Scheduled, Superscalar Processors", In Proc. of the 33rd. Ann. Intl. Symp. On Microarchitecture, pp. 337-347, December 2000.
14. G. Hinton, D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyker, and P. Roussel, "The Microarchitecture of the Pentium® 4 Processor", Intel Technology Journal, February 2001.
15. R. Iris Bahar, and S. Manne, "Power and Energy Reduction Via Pipeline Balancing", In Proceedings of ISCA-28, July 2001.
16. A. Aggarwal, and M. Franklin,"An Empirical Study of the Scalability Aspects of Instruction Distribution Algorithms for Clustered Processors", In Proceedings of ISPASS, 2001.
17. K. Luo, J. Gummaraju, and M. Franklin, "Balancing throughput and fairness in SMT processors", In Proc. of the International Symposium on Performance Analysis of Systems and Software, pages 164-171, 2001.
18. Y. Sazeides, and T. Juan, "How to Compare the Performance of Two SMT Microarchitectures", In Proc. of ISPASS 2001.
19. Dean M. Tullsen, and Jeffery A. Brown, "Handling long-latency loads in a simultaneous multithreading processor", In Proc. of the 34th Annual International Symposium on Microarchitecture, Austin, Texas, USA, December 1-5, 2001.
20. A. El-Moursy, and D. H. Albonesi, "Front-End Policies for Improved Issue Efficiency in SMT Processors", In Proceedings of the 9th International Conference on High Performance Computer Architecture, February 2003.
21. R. Balasubramonian, S. Dwarkadas, and D. Albonesi, "Dynamically Managing the Communication-Parallelism Trade-off in Future Clustered Processors", In Proceedings of the ISCA-30, June 2003.
22. R. Bhargava, and L. John Friendly, "Improving dynamic cluster assignment for clustered trace cache processors", In Proceedings of the ISCA-30, June 2003.
23. P. Racunas, and Yale N. Patt, "Partitioned First-Level Cache Design for Clustered Microarchitectures", In proceedings of ICS, 2003.
24. S. E. Raasch, and S. K. Reinhardt, "The impact of resource partitioning on SMT processors", In Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques, Sept. 2003.
25. F. Cazorla, E. Fernandez, A. Ramirez, and M. Valero, "Improving Memory Latency Aware Fetch Policies for SMT Processors", Proc. Fifth Int'l Symp. High Performance Computing (ISHPC), Oct. 2003.
26. D. Koufati, and D.T. Marr, "Hyperthreading technology in the netburst microarchitecture", Appears in IEEE Micro, Vol. 23 Issue 2 page(s) 56-65; March-April 2003.
27. B. Sinharoy, "POWER5 Architecture and Systems", Keynote presentation, International Symposium on High Performance Computer Architecture, Feb. 2004.
28. F. Latorre, J. González, and A. González, "Back-end Assignment Schemes for Clustered Multithreaded Processors", In Proceedings of ICS, 2004.
29. J. D. Collins, and D. M. Tullsen, "Clustered Multithreaded Architectures -- Pursuing Both IPC and Cycle Time", In proc. of 18th IPDPS, April, 2004.
30. F. J. Cazorla, A. Ramirez, M. Valero, and E. Fernandez, "Dynamically Controlled Resource Allocation in SMT Processors", In Proceedings of the 37th International Symposium on Microarchitecture, pages 171-182. IEEE Computer Society, December 2004.
31. A. El-Moursy, R. Garg, D. H. Albonesi, and S. Dwarkadas, "Partitioning Multi-Threaded Processors with a Large Number of Threads", In proc. of ISPASS 2005.
32. S. Choi, and D. Yeung, "Learning-Based SMT Processor Resource Distribution via Hill-Climbing", In proc. of the 33rd. International Symposium on Computer Architecture, June 2006.
33. R. Gabor, S. Weiss, and A. Mendelson, "Fairness and Throughput in Switch on Event Multithreading", In proc. of the 39th International Symposium on Micro-architecture. Dec, 2006.