Learning-based SMT processor resource distribution via hill-climbing

Proceedings - International Symposium on Computer Architecture

Volumn 2006, Issue , 2006, Pages 239-250

  Choi, Seungryul ^a   Yeung, Donald ^b  

^a Institute of Advanced Computer Science   (United States)

^b UNIVERSITY OF MARYLAND   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ACTIVE THREADS; INSTRUCTION OCCUPANCY; SHARED RESOURCES; SIMULTANEOUS MULTITHREADED (SMT);

DECISION THEORY; DISTRIBUTED COMPUTER SYSTEMS; LEARNING SYSTEMS; MULTIPROGRAMMING; OPTIMIZATION;

PROGRAM PROCESSORS;

EID: 33845901233     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2006.25     Document Type: Conference Paper

References (20)

1. D. Burger and T. M. Austin. The SimpleScalar Tool Set, Version 2.0. CS TR 1342, University of Wisconsin-Madison, June 1997.
2. F. J. Cazorla, A. Ramirez, M. Valero, and E. Fernandez. Dynamically Controlled Resource Allocation in SMT Processors. In Proceedings of the 37th International Symposium, on Microarchitecture, pages 171-182. IEEE Computer Society, December 2004.
3. G. K. Dorai and D. Yeung. Transparent Threads: Resource Allocation in SMT Processors for High Single-Thread Performance. In Proceedings of the 11th Annual International Conference on Parallel Architectures and Compilation Techniques, Charlottesville, VA, September 2002.
4. A. El-Moursy and D. H. Albonesi. Front-End Policies for Improved Issue Efficiency in SMT Processors. In Proceedings of the 9th International Conference on High Performance Computer Architecture, February 2003.
5. R. Goncalves, E. Ayguade, and a. P. O. A. N. M. Valero. Performance Evaluation of Decoding and Dispatching Stages in Simultaneous Multithreaded Architectures. In Proceedings of the 13th Symposium on Computer Architecture and High Performance Computing, September 2001.
6. http://www.intel.com/design/Pentium4/index.htm. Intel Pentium 4 Processor. 2002.
7. R. N. Kalla, B. Sinharoy, and J. M. Tendler. IBM Power5 Chip: A Dual-Core Multithreaded Processor. IEEE Micro, 24(2):40-47, 2004.
8. D. Kim and D. Yeung. Design and Evaluation of Compiler Algorithms for Pre-Execution. In Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-X), San Jose, CA, October 2002.
9. F. Latorre, J. Gonzalez, and A. Gonzalez. Back-end Assignment Schemes for Clustered Multithreaded Processors. In Proceedings of the 18th Annual International Conference on Supeivomputing, pages 316-325, July 2004.
10. K. Luo, M. Franklin, S. S. Mukherjee, and A. Seznec. Boosting SMT Performance by Speculation Control. In Proceedings of the International Parallel and Distributed Processing Symposium, San Francisco, CA, April 2001.
11. K. Luo, J. Gummaraju, and M. Franklin. Balancing Throughput and Fairness in SMT Processors. In Proceedings of the International Symposium on Performance Analysis of Systems and Software, November 2001.
12. D. Madon, E. Sanchez, and S. Monnier. A Study of a Simultaneous Multithreaded Processor Implementation. In Proceedings of EuroPar '99, pages 716-726, Toulouse, France, August 1999. Springer-Verlag.
13. D. T. Marr, F. Binns, D. Hill, G. Hinton, D. Koufaty, J. A. Miller, and M. Upton. Hyper-threading Technology Architecture and Microarchitecture. In Intel Technology Journal, 6(1), February 2002.
14. S. E. Raasch and S. K. Reinhardt. The Impact of Resource Partitioning on SMT processors. In Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques, September 2003.
15. T. Sherwood, E. Perelman, and B. Calder. Basic Block Distribution Analysis to Find Periodic Behavior and Simulation Points in Applications. In Proceedings of the 10th International Conference on Parallel Architectures and Compilation Techniques, September 2001.
16. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically Characterizing Large Scale Program Behavior. In Proceedings of 10th International Conference on Architectural Support for Programming Languages and Operating Systems, San Jose, CA, October 2002. ACM.
17. T. Sherwood, S. Sair, and B. Calder. Phase Tracking and Prediction. In Proceedings of the 30th Annual International Symposium on Computer Architecture, pages 336-347, June 2003.
18. A. Snavely, D. M. Tullsen, and G. Voelker. Symbiotic Jobscheduling with Priorities for a Simultaneous Multithreading Processor. In Proceedings of the International Conference on Measurement and Modeling of Computer Systems, June 2002.
19. D. M. Tullsen and J. A. Brown. Handling long-latency loads in a simultaneous multithreading processor. In Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, pages 318-327. IEEE Computer Society, 2001.
20. D. M. Tullsen, S. J. Eggers, J. S. Emer, H. M. Levy, J. L. Lo, and R. L. Stamm. Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor. In Proceedings of the 1996 International Symposium on Computer Architecture, Philadelphia, May 1996.