Hyperthreading technology in the netburst microarchitecture

IEEE Micro

Volumn 23, Issue 2, 2003, Pages 56-65

  Koufaty, David ^a   Marr, Doborah T ^a  

^a INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY; COMPUTER OPERATING SYSTEMS; COST EFFECTIVENESS; MICROPROCESSOR CHIPS; PARALLEL PROCESSING SYSTEMS;

HYPERTHREADING;

COMPUTER ARCHITECTURE;

EID: 0038633602     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2003.1196115     Document Type: Article

References (14)

1. L.A. Barroso et al., "Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing," Proc. 27th Ann. Int'l Symp. Computer Architecture (ISCA 00), IEEE CS Press, 2000, pp. 282-293.
2. L. Hammond, B. Nayfeh, and K. Olukotun, "A Single-Chip Multiprocessor," Computer, vol. 30, no. 9, Sept. 1997, pp. 79-85.
3. D.J.C. Johnson, "HP's Mako Processor," Microprocessor Forum, Oct. 2001, http:// www.cpus.hp.com/technical.references/mpf_2001.pdf.
4. J.M. Tendler, S. Dodson, and S. Fields, "POWER4 System Microarchitecture," tech. white paper, IBM Server Group, Oct. 2001.
5. R. Alverson et al., "The TERA Computer System," Proc. Int'l Supercomputing Conf., IEEE CS Press, 1990, pp. 1-6.
6. M. Fillo et al., "The M-Machine Multicomputer," Proc. 28th Ann. Int'l Symp. Microarchitecture (Micro-28), IEEE CS Press, Nov. 1995, pp. 146-156.
7. B.J. Smith, "Architecture and Applications of the HEP Multiprocessor Computer System," Proc. SPIE Real Time Signal Processing IV, 1981, pp. 241-248.
8. A. Agarwal et al., "APRIL: A Processor Architecture for Multiprocessing," Proc. 17th Ann. Int'l Symp. Computer Architecture (ISCA 90), IEEE CS Press, 1990, pp. 104-114.
9. D. Tullsen, S. Eggers, and H. Levy, "Simultaneous Multithreading: Maximizing On-Chip Parallelism," Proc. 22nd Ann. Int'l Symp. Computer Architecture (ISCA 95), ACM, 1995. pp. 392-403.
10. D. Tullsen et al., "Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor," Proc. 23rd Ann. Int'l Symp. Computer Architecture (ISCA 96), ACM, 1996, pp. 191-202.
11. Intel Pentium 4 Processor Optimization Reference Manual, Intel Corp., order no. 248966, http://developer.intel.com/design/pentium4/manuals.
12. D.T. Marr et al., "Hyperthreading Technology Architecture and Microarchitecture," Intel Technology J., vol. 6, no. 1, Feb. 2002, http://www.intel.com/technology/itj/2002/volume06issue01/.
13. G. Hinton et al., "The Microarchitecture of the Pentium 4 Processor," Intel Technology J., 1st quarter 2001, http://www.intel.com/ technology/itj/q12001.htm.
14. IA-32 Intel Architecture Software Developer's Manual, Vol. 3: System Programming Guide, Intel Corp., 2001, order no. 244472, http://developer.intel.com/design/pentium4/manuals.