An empirical study of the scalability aspects of instruction distribution algorithms for clustered processors

2001 IEEE International Symposium on Performance Analysis of Systems and Software, ISPASS 2001

Volumn , Issue , 2001, Pages 172-179

  Aggarwal, Aneesh ^a   Franklin, Manoj ^a  

^a UNIVERSITY OF MARYLAND   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; HARDWARE; PARAMETER ESTIMATION; RECONFIGURABLE HARDWARE; SCALABILITY;

CLUSTERED PROCESSORS; DIFFERENT DISTRIBUTIONS; DISTRIBUTION ALGORITHMS; HARDWARE CONFIGURATIONS; HARDWARE PARAMETERS; INSTRUCTION DISTRIBUTIONS; RELATIVE PERFORMANCE; SUBMICRON TECHNOLOGIES;

CLUSTERING ALGORITHMS;

EID: 84962184017     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISPASS.2001.990696     Document Type: Conference Paper

References (13)

1. V. Agarwal, et. al., "Clock Rate versus IPC: the End of the Road for Conventional Microarchitectures," Proc. 27th Int'l Symp. on Computer Architecture, 2000.
2. A. Baniasadi and A. Moshovos, "Instruction Distribution Heuristics for Quad-Cluster, Dynamically-Scheduled, Superscalar Processors," Proc. Int'l Symp. on Microarchitecture (MICRO-33), 2000.
3. D. Burger and J. R. Goodman, "Guest Editors Introduction: Billion-Transistor Architectures," COMPUTER, Vol. 30, No. 9, pp. 46-49, September 1997.
4. R. Canal, J. M. Parcerisa and A. Gonzalez, "Dynamic Cluster Assignment Mechanisms," Proc. 6th Int. Symp. High Perf. Computer Architecture, 2000.
5. R. Canal, J. M. Parcerisa and A. Gonzalez, "Dynamic Code Partitioning for Clustered Architectures," Int'l Journal of Parallel Programming, 2000.
6. D. Leibholz and R. Razdan, "The Alpha 21264: A 500 MHz Out-of-Order Execution Microprocessor," Proc. Compcon, pp. 28-36, 1997.
7. S. Palacharla, N. P. Jouppi, and J. E. Smith, "Complexity-Effective Superscalar Processors," Proc. 24th Int'l Symp. on Computer Architecture, 1997.
8. N. Rangananathan and M. Franklin, "An Empirical Study of Decentralized ILP Execution Models," Proc. ASPLOS-VIII, 1998.
9. E. Rotenberg, S. Bennett, and J. E. Smith, "Trace Cache: a Low Latency Approach to High Bandwidth Instruction Fetching," Proc. 29th Int'l Symp. on Microarchitecture, 1996.
10. E. Rotenberg, et al, "Trace Processors," Proc. 30th Int'l Symp. on Microarchitecture, 1997.
11. S. S. Sastry, S. Palacharla, and J. E. Smith, "Exploiting Idle Floating-Point Resources For Integer Execution," Proc. Intl. Conf. on Programming Lang. Design and Implementation, 1998.
12. K. C. Yeager, "The MIPS R10000 Superscalar Microprocessor," IEEE Micro, pp. 28-40, April 1996.
13. The National Technology Roadmap for Semiconductors, Semiconductor Industry Association, 1999.