Handling long-latency loads in a simultaneous multithreading processor

Proceedings of the Annual International Symposium on Microarchitecture

Volumn , Issue , 2001, Pages 318-327

  Tullsen, Dean M ^a   Brown, Jeffery A ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

SIMULTANEOUS MULTITHREADING (SMT) PROCESSORS;

CACHE MEMORY; COMPUTER HARDWARE; CONCURRENCY CONTROL; RESPONSE TIME (COMPUTER SYSTEMS);

MULTIPROCESSING SYSTEMS;

EID: 0035696665     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2001.991129     Document Type: Conference Paper

References (21)

1. Sparcle: An evolutionary processor design for large-scale multiprocessors
2. The tera computer system
3. Effective hardware-based data prefetching for high performance processors
4. Speculative precomputation: Long-range prefetching of delinquent loads
5. Standard memory hierarchy does not fit simultaneous multithreading
6. An elementary processor architecture with simultaneous instruction issuing from multiple threads
7. Interleaving: A multithreading technique targeting multiprocessors and workstations
8. Tolerating memory latency through software-controlled pre-execution in simultaneous multithreading processors
9. Design and evaluation of a compiler algorithm for prefetching
10. Quantitative study of data caches on a multistreamed architecture
11. Analysis of multithreaded architectures for parallel computing
12. Symbiotic jobscheduling for a simultaneous multithreading architecture
13. Instruction issue logic for high-performance, interruptable pipelined processors
14. Simulation and modeling of a simultaneous multithreading processor
15. Limitations of cache prefetching on a bus-based multiprocessor
16. Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor
17. Simultaneous multithreading: Maximizing on-chip parallelism
18. Supporting fine-grained synchronization on a simultaneous multithreading processor
19. Increasing superscalar performance through multistreaming
20. Execution-based prediction using speculative slices