Fairness and throughput in switch on event multithreading

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2006, Pages 149-150

  Gabor, Ron ^a,b   Weiss, Shlomo ^a   Mendelson, Avi ^b  

^a TEL AVIV UNIVERSITY   (Israel)

^b INTEL CORPORATION   (Israel)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL COMPLEXITY; DYNAMIC PROGRAMMING; HEURISTIC ALGORITHMS; PROBLEM SOLVING; THROUGHPUT;

ENFORCEMENT MECHANISMS; MULTITHREADED PROCESSORS; SWITCH ON EVENT MULTITHREADING;

PROGRAM PROCESSORS;

EID: 40349114891     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2006.25     Document Type: Conference Paper

References (48)

1. A. Agarwal, R. Bianchini, D. Chaiken, K. L. Johnson, D. Kranz, J. Kubiatowicz, B.-H. Lim, K. Mackenzie, and D. Yeung. The MIT Alewife machine: architecture and performance. In Proc. of ISCA-22, pages 2-13, 1995.
2. A. Agarwal, B.-H. Lim, D. Kranz, and J. Kubiatowicz. April: a processor architecture for multiprocessing. SIGARCH Comput. Archit. News, 18(3a):104-114, 1990.
3. H. Akkary, S. T. Srinivasan, R. Koltur, Y Patil, and W. Refaai. Perceptron-based branch confidence estimation. In Proc. of HPCA-IO, page 265, 2004.
4. S. Balakrishnan, R. Rajwar, M. Upton, and K. Lai. The impact of performance asymmetry in emerging multicore architectures. In Proc. of ISCA-32, pages 506-517, 2005.
5. C. Bazeghi, F. J. Mesa-Martinez, and J. Renau. uComplexity: Estimating processor design effort. In Proc. of MICRO-38, pages 209-218, 2005.
6. J. M. Borkenhagen, R. J. Eickemeyer, R. N. Kalla, and S. R. Kunkel. A multithreaded PowerPC processor for commercial servers. IBM Journal of Research and Development, 44(6):885-898, 2000.
7. G. Cai. Power-sensitive multithreaded architecture. In Proc. of the 2000 IEEE International Conference on Computer Design (ICCD W), page 199, 2000.
8. F. J. Cazorla, A. Ramirez, M. Valero, and E. Fernandez. Dynamically controlled resource allocation in SMT processors. In Proc. of MICRO-37, pages 171-182, 2004.
9. R. Cooksey, S. Jourdan, and D. Grunwald. A stateless, content-directed data prefetching mechanism. SIGOPS Oper. Syst. Rev., 36(5):279-290, 2002.
10. CPU2000. Standard performance evaluation corporation, Spec CPU2000. http://www.spec.org/cpu2000/.
11. J. D. Davis, J. Laudon, and K. Olukotun. Maximizing CMP throughput with mediocre cores. In Proc. of PACT-14, pages 51-62, 2005.
12. K. J. Duda and D. R. Cheriton. Borrowed-virtual-time (BVT) scheduling: supporting latency-sensitive threads in a general-purpose scheduler. In Proc. of the 7th ACM symposium on Operating systems principles, pages 261-276, 1999.
13. R. J. Eickemeyer, R. E. Johnson, S. R. Kunkel, B.-H. Lim, M. S. Squillante, and C.-F. E. Wu. Evaluation of multithreaded processors and thread-switch policies. In Proc. of the International Symposium on High Performance Computing (ISHPC '97), pages 75-90, 1997.
14. A. Falcon, J. Stark, A. Ramirez, K. Lai, and M. Valero. Prophet/critic hybrid branch prediction. SIGARCH Comput. Archit News, 32(2):250, 2004.
15. M. K. Farrens and A. R. Pleszkun. Strategies for achieving improved processor throughput, In Proc. of ISCA-18, pages 362-369, 1991.
16. S. Gochman, A. Mendelson, A. Naveh, and E. Rotem, Introduction to Intel Core Duo processor architecture, Intel Technology Journal, May 2006.
17. W. Gruenewald and T. Ungerer, A multithreaded processor designed for distributed shared memory systems. In Proc. of the 1997 Advances in Parallel and Distributed Computing Conference (APDC '97), page 206, 1997.
18. A. Gupta, J. Hennessy, K. Gharachorloo, T. Mowry, and W.-D. Weber. Comparative evaluation of latency reducing and tolerating techniques, SIGARCH Comput. Archit News, 19(3):254-263, 1991.
19. L. Gwennap. Intel's P6 uses decoupled superscalar design. Microprocessor Report, 9(2), Febuary 1995.
20. J. W. Haskins and J. Skadron, Inexpensive throughput enhancement in small-scale embedded microprocessors with block multithreading: Extensions characterization, and tradeoffs. In Proc. of the 20th IEEE International Performance, Computing, and Communications Conference, pages 319-328, 2001.
21. M. B. Jones, D. Roşu, and M.-C. Roşu, CPU reservations and time constraints: efficient, predictable scheduling of independent activities, ACM SIGOPS Operating Systems Review, 31(5):198-211, 1997.
22. J. Kahle. The Cell processor architecture. In Proc. of MICRO-38, page 3,2005.
23. R. Kalla, B. Sinharoy, and J. Tendler. IBM Power5 chip: A dual-core multithreaded processor. In Proc. of MICRO-37, pages 40-47, 2004.
24. S. Kim, D. Chandra, and Y. Solihin. Fair cache sharing and partitioning in a chip multiprocessor architecture. In Proc. of PACT-13, pages 111-122, 2004.
25. P. Kongetira, K. Aingaran, and K. Olukotun, Niagara: A 32-way multithreaded Sparc processor. IEEE Micro, 25(2):21-29, 2005.
26. K. Krewell. AMD vs. Intel in dual-core duel. Microprocessor Report, July 2004.
27. K. Krewell. Intel looks to core for success. Microprocessor Report, March 2006.
28. R. Kumar, D. M. Tullsen, N. P. Jouppi, and P. Ranganathan. Heterogeneous chip multiprocessors, Computer, 38(11):32-38, 2005.
29. K. Luo, J. Gummaraju, and M. Franklin. Balancing throughput and fairness in SMT processors. In Proc. of the International Symposium on Performance Analysis of Systems and Software, pages 164-171, 2001.
30. D. Man, F. Binns, D. Hill, G. Hinton, D. Koufaty, J. Miller, and M. Upton. Hyper-threading technology architecture and microarchitecture. Intel Technology Journal, 6, Febuary 2002.
31. C. McNairy and R. Bhatia. Montecito: A dual-core, dualthread Itanium processor, IEEE Micro, 25(2): 10-20, 2005.
32. T. Mowry and S. Ramkissoon. Software-controlled multithreading using informing memory operations, In Proc. of the 6th International Symposium on High-Performance Computer Architecture (HPCA '00), pages 121-132, 2000.
33. O. Mutlu, J. Stark, C. Wilkerson, and Y. N. Patt. Runahead execution: An alternative to very large instruction windows for out-of-order processors. In Proc. of HPCA-9, page 129, 2003.
34. S. E. Raasch and S. K. Reinhardt. Applications of thread prioritization in SMT processors. In In Proc. of the Workshop on Multithreaded Execution And Compilation., 1999
35. S. E. Raasch and S. K. Reinhardt. The impact of resource partitioning on SMT processors. In Proc. of PACT-12, page 15, 2003.
36. J. Rattner. Multi-core to the masses. In Proc. of PACT-14, page 3, 2005.
37. M. Shreedhar and G. Varghese, Efficient fair queueing using deficit round-robin, IEEE/ACM Trans. Netw., 4(3):375-385, 1996.
38. R. Singhal, K. Venkatraman, E. Cohn, J. Holm, D. Koufaty, M.-J. Lin, M. Madhav, M. Mattwandel, N. Nidhi, J. Pearce, and M. Seshadri, Performance analysis and validation of the Intel Pentium4 processor on 90nm technology, Intel Technology Journal, 8, February 2004
39. A. Snavely, D. Tullsen, and G. Voelker. Symbiotic jobscheduling with priorities for a simultaneous multithreading processor. Proc. of the 2002 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, pages 66-76, 2002.
40. L. Spracklen and S. G. Abraham, Chip multithreading: opportunities and challenges, In Proc. of HPCA-11, pages 248-252, 2005
41. C. Sun, H. Tang, and M. Zhang. An instruction fetch policy handling 12 cache misses in smt processors. In Proc. of the 8th International Conference on High-Performance Computing in Asia-Pacific Region, pages 519- 525, 2005.
42. J. M. Tendler, J. S. Dodson, J. S. Fields, H. L. Jr., and B. Sinharoy. POWER4 system microarchitecture, IBM Journal of Research and Development, 46(1):5-26, 2002.
43. R. Thekkath and S. J. Eggers. The effectiveness of multiple hardware contexts, SIGPLAN Not., 29(11):328-337, 1994.
44. D. M. Tullsen and J. Brown. Handling long-latency loads in a simultaneous multithreading processor. In Proc. of MICRO-34, pages 318-327, 2001.
45. D. M. Tullsen, S. Eggers, J. Emer, H. Levy, J. Lo, and R. Stamm. Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. In Proc. of ISCA-23, pages 191-202, 1996.
46. D. M. Tullsen, S. Eggers, and H. Levy. Simultaneous multithreading: maximizing on-chip parallelism, In ISCA '98: 25 years of the international symposia on Computer architecture (selected papers), pages 533-544, 1998
47. E. Tune, R. Kumar, D. M. Tullsen, and B. Calder, Balanced multithreading: Increasing throughput via a low cost multithreading hierarchy. In Proc. of MICRO-37, pages 183-194, 2004.
48. T. Ungerer, B. Robic, and J. Silc. A survey of processors with explicit multithreading. ACM Comput. Surv., 35(1):29-63, 2003.