메뉴 건너뛰기




Volumn 2000-January, Issue , 2000, Pages 17-21

On mismatches between incremental optimizers and instance perturbations in physical design tools

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN; ALGORITHMS; BENCHMARKING; ITERATIVE METHODS; PERTURBATION TECHNIQUES; RESPONSE TIME (COMPUTER SYSTEMS); SIMULATED ANNEALING; VLSI CIRCUITS;

EID: 0034477918     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2000.896444     Document Type: Conference Paper
Times cited : (15)

References (20)
  • 2
    • 0031685684 scopus 로고    scopus 로고
    • The ISPD-98 circuit benchmark suite
    • April 98, See errata at
    • C. J. Alpert, "The ISPD-98 Circuit Benchmark Suite", Proc. ACM/IEEE Intl. Symposium on Physical Design, April 98, pp. 80-85. See errata at http://vlsicad.cs.ucla.edu/"cheese/errata.html.
    • Proc. ACM/IEEE Intl. Symposium on Physical Design , pp. 80-85
    • Alpert, C.J.1
  • 5
    • 0033726537 scopus 로고    scopus 로고
    • Incremental physical design
    • J. Cong and M. Sarrafzadeh, "Incremental Physical Design", Proc. ISPD, 2000, pp. 84-92.
    • (2000) Proc. ISPD , pp. 84-92
    • Cong, J.1    Sarrafzadeh, M.2
  • 8
    • 0024012393 scopus 로고
    • Cooling schedules for optimal annealing
    • B. Hajek, "Cooling Schedules for Optimal Annealing", Mathematics of Operations Research 13(2) (1988), pp. 311-329.
    • (1988) Mathematics of Operations Research , vol.13 , Issue.2 , pp. 311-329
    • Hajek, B.1
  • 11
    • 0000017036 scopus 로고
    • Large-step markov chains for the traveling salesman problem
    • O. C. Martin, S. W. Otto and E. W. Felten, "Large-Step Markov Chains for the Traveling Salesman Problem", Complex Systems, 5(3), 1991, pp. 299-326.
    • (1991) Complex Systems , vol.5 , Issue.3 , pp. 299-326
    • Martin, O.C.1    Otto, S.W.2    Felten, E.W.3
  • 15
    • 0029702518 scopus 로고    scopus 로고
    • Wiresizing with buffer placement and sizing for power-delay tradeoffs
    • Bangalore
    • J. C. Shah and S. S. Sapatnekar, "Wiresizing With Buffer Placement and Sizing for Power-Delay Tradeoffs", Proc. Intl. Conf. on VLSI Design, Bangalore, 1996, pp. 346-351.
    • (1996) Proc. Intl. Conf. on VLSI Design , pp. 346-351
    • Shah, J.C.1    Sapatnekar, S.S.2
  • 18
    • 0026930899 scopus 로고
    • New search spaces for sequencing problems with application to job shop scheduling
    • R. H. Storer, S. D. Wu and R. Vaccari, "New Search Spaces for Sequencing Problems With Application to Job Shop Scheduling", Management Science 38 (1992), pp. 1495-1509.
    • (1992) Management Science , vol.38 , pp. 1495-1509
    • Storer, R.H.1    Wu, S.D.2    Vaccari, R.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.