-
2
-
-
0031685684
-
The ISPD-98 circuit benchmark suite
-
April 98, See errata at
-
C. J. Alpert, "The ISPD-98 Circuit Benchmark Suite", Proc. ACM/IEEE Intl. Symposium on Physical Design, April 98, pp. 80-85. See errata at http://vlsicad.cs.ucla.edu/"cheese/errata.html.
-
Proc. ACM/IEEE Intl. Symposium on Physical Design
, pp. 80-85
-
-
Alpert, C.J.1
-
4
-
-
84884684270
-
Improved algorithms for hypergraph bipartitioning
-
Jan., available at
-
A. E. Caldwell, A. B. Kahng and I. L. Markov, "Improved Algorithms for Hypergraph Bipartitioning", Proc. Asia and South Pacific Design Automation Conf, Jan. 2000, pp. 661-666, available at http://vlsicad.cs.ucla.edu/GSRC/bookshelf.
-
(2000)
Proc. Asia and South Pacific Design Automation Conf
, pp. 661-666
-
-
Caldwell, A.E.1
Kahng, A.B.2
Markov, I.L.3
-
5
-
-
0033726537
-
Incremental physical design
-
J. Cong and M. Sarrafzadeh, "Incremental Physical Design", Proc. ISPD, 2000, pp. 84-92.
-
(2000)
Proc. ISPD
, pp. 84-92
-
-
Cong, J.1
Sarrafzadeh, M.2
-
6
-
-
0033701386
-
METRICS: A system architecture for design process optimization
-
June
-
S. Fenstermaker, D. George, A. B. Kahng, S. Mantik and B. Thielges, "METRICS: A System Architecture for Design Process Optimization", Proc. ACM/IEEE Design Automation Conf., June 2000, pp. 705-710.
-
(2000)
Proc. ACM/IEEE Design Automation Conf.
, pp. 705-710
-
-
Fenstermaker, S.1
George, D.2
Kahng, A.B.3
Mantik, S.4
Thielges, B.5
-
7
-
-
0029712342
-
On clustered kick moves for iterated-descent netlist partitioning
-
May, IV
-
A. S. Fukunaga, J. H. Huang and A. B. Kahng, "On Clustered Kick Moves For Iterated-Descent Netlist Partitioning", Proc. IEEE Intl. Symp. on Circuits and Systems, May 1996, pp. IV/496-499.
-
(1996)
Proc. IEEE Intl. Symp. on Circuits and Systems
, pp. 496-499
-
-
Fukunaga, A.S.1
Huang, J.H.2
Kahng, A.B.3
-
8
-
-
0024012393
-
Cooling schedules for optimal annealing
-
B. Hajek, "Cooling Schedules for Optimal Annealing", Mathematics of Operations Research 13(2) (1988), pp. 311-329.
-
(1988)
Mathematics of Operations Research
, vol.13
, Issue.2
, pp. 311-329
-
-
Hajek, B.1
-
9
-
-
0031167520
-
Circuit placement, chip optimization, and wire routing for IBM IC technology
-
D. J. Hathaway, R. R. Habra, E. C. Schanzenbach and S. J. Rothman, "Circuit Placement, Chip Optimization, and Wire Routing for IBM IC Technology", J. VLSI Signal Processing Systems for Signal, Image, and Video Technology 16(2-3) (1997), pp. 191-198.
-
(1997)
J. VLSI Signal Processing Systems for Signal, Image, and Video Technology
, vol.16
, Issue.2-3
, pp. 191-198
-
-
Hathaway, D.J.1
Habra, R.R.2
Schanzenbach, E.C.3
Rothman, S.J.4
-
11
-
-
0000017036
-
Large-step markov chains for the traveling salesman problem
-
O. C. Martin, S. W. Otto and E. W. Felten, "Large-Step Markov Chains for the Traveling Salesman Problem", Complex Systems, 5(3), 1991, pp. 299-326.
-
(1991)
Complex Systems
, vol.5
, Issue.3
, pp. 299-326
-
-
Martin, O.C.1
Otto, S.W.2
Felten, E.W.3
-
15
-
-
0029702518
-
Wiresizing with buffer placement and sizing for power-delay tradeoffs
-
Bangalore
-
J. C. Shah and S. S. Sapatnekar, "Wiresizing With Buffer Placement and Sizing for Power-Delay Tradeoffs", Proc. Intl. Conf. on VLSI Design, Bangalore, 1996, pp. 346-351.
-
(1996)
Proc. Intl. Conf. on VLSI Design
, pp. 346-351
-
-
Shah, J.C.1
Sapatnekar, S.S.2
-
18
-
-
0026930899
-
New search spaces for sequencing problems with application to job shop scheduling
-
R. H. Storer, S. D. Wu and R. Vaccari, "New Search Spaces for Sequencing Problems With Application to Job Shop Scheduling", Management Science 38 (1992), pp. 1495-1509.
-
(1992)
Management Science
, vol.38
, pp. 1495-1509
-
-
Storer, R.H.1
Wu, S.D.2
Vaccari, R.3
|