Designing analog and RF circuits for ultra-low supply voltages

ESSCIRC 2007 - Proceedings of the 33rd European Solid-State Circuits Conference

Volumn , Issue , 2007, Pages 58-67

  Kinget, Peter R ^a  

^a Department of Earth and Environmental Sciences   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURAL DESIGN; CMOS INTEGRATED CIRCUITS; COMPUTER NETWORKS; ELECTRIC NETWORK TOPOLOGY; ELECTRIC POTENTIAL; ELECTRONICS INDUSTRY; FREQUENCY CONVERTER CIRCUITS; INTEGRATED CIRCUITS; MICROELECTRONICS; MOS DEVICES; NETWORKS (CIRCUITS); PAPER; THRESHOLD VOLTAGE;

CIRCUIT TOPOLOGIES; EUROPEAN; LOW SUPPLY VOLTAGES; LOW-VOLTAGE (LV); RF CIRCUITS; RF INTEGRATED CIRCUIT (RFIC); RF SYSTEMS; SOLID-STATE CIRCUITS CONFERENCE; TERMINALS (AIRPORT); ULTRA-LOW VOLTAGE; VOLTAGE DEPENDENCE;

ANALOG CIRCUITS;

EID: 44849131374     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIRC.2007.4430249     Document Type: Conference Paper

References (49)

1. R. Castello and P.R. Gray, "Performance Limitations in Switched-Capacitor Filters," IEEE Transactions on Circuits and Systems, vol. 32, no. 9, pp. 865-876, Sept. 1985.
2. E. Vittoz, "Future of analog in the VLSI environment," in Proc. ISCAS, May 1990, pp. 1372-1375.
3. P. Kinget and M. Steyaert, "Impact of transistor mismatch on the speed-accuracy-power trade-off of analog CMOS circuits" IEEE 1996 Custom Integrated Circuits Conference (CICC), May 1996.
4. W. Sansen, M. Steyaert, V. Peluso, and E. Peeters, "Toward sub 1 V analog integrated circuits in submicron standard CMOS technologies," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 1998, pp. 186-187.
5. K. Bult, "Analog design in deep sub-micron CMOS," in Proc. ESSCIRC, Sep. 2000, pp. 11-17.
6. Y. Tsividis, N. Krishnapura, Y. Palaskas, and L. Toth, "Internally varying analog circuits minimize power dissipation," IEEE Circuits and Devices Magazine, Vol.19, Iss.1, pp. 63- 72, Jan 2003
7. Q. Huang, "Low voltage and low power aspects of data converter design," in Proceedings European Solid-State Circuits Conference (ESSCIRC), September 2004, pp. 29-35.
8. A. J. Annema, B. Nauta, R. van Langevelde, and H. Tuinhout, "Analog circuits in ultra deep submicron CMOS," IEEE Journal of Solid State Circuits, vol. 40, no. 1, pp. 132-143, Jan. 2005.
9. P. Kinget, "Device mismatch and Tradeoffs in the Design of Analog Circuits", IEEE Journal of Solid-State Circuits, vol. 40, no 6, June 2005, pp. 1212-1224.
10. "The International Technology Roadmap for Semiconductors (2005 edition)," ITRS, 2005, (Online), http://public.itrs.net.
11. B. Cook, et al., "Low-Power 2.4-GHz Transceiver With Passive RX Front-End and 400-mV Supply", IEEE Journal of Solid-State Circuits, Vol. 41, no 12, pp. 2757-2766, Dec. 2006.
12. S. Gambini and J. Rabaey, "A 1.5 MS/s 6-bit ADC with 0.5 V supply," in Proc. Asian Solid State Circuits Conf. (ASCC), 2006, pp. 47-50.
13. B. Calhoun, A. Wang, and A. Chandrakasan, "Modeling and sizing for minimum energy operation in subthreshold circuits," IEEE Journal of Solid-State Circuits, Vol. 40, no. 9, pp. 1778 - 1786, Sept. 2005.
14. S. Hanson et al., "Ultralow-voltage minimum-energy CMOS," IBM Journal of Research and Development, vol. 50, no. 4/5, pp. 469-489, July/Sept. 2006.
15. Y. Tsividis, Operation and Modeling of the MOS transistor, 2nd ed. New York: Oxford Univ. Press, 1999.
16. S. Chatterjee, K.P. Pun, N. Stanic, Y. Tsividis and P. Kinget, "Analog Design Techniques at 0.5V," Springer, 2007.
17. S. Karthikeyan, S. Mortezapour, A. Tammineedi, and E. Lee, "Low-voltage analog circuit design based on biased inverting opamp configuration," IEEE Trans. Circuits Syst. II, vol. 47, no. 3, pp. 176-184, Mar. 2000.
18. A. Abo and P. Gray, "A 1.5-V, 10 bit, 14.3-MS/s CMOS pipeline analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 599-606, May 1999.
19. A. Guzinski, M. Bialko, and J. Matheau, "Body driven differential amplifier for application in continuous-time active-C filter," in Proc. ECCD, 1987, pp. 315-319.
20. T. Kobayashi and T. Sakurai, "Self-adjusting threshold-voltage scheme (SATS) for low- voltage high-speed operation," in Proc. IEEE Custom Integrated Circuits Conference, May 1994, pp. 271-274.
21. V. R. Kaenel, et al., "Automatic adjustment of threshold and supply voltages for minimum power consumption in CMOS digital circuits," in Proc. (IEEE) Symposium on Low Power Electronics, 1994, pp. 78-79.
22. S. Narendra, et al., "Ultra-low voltage circuits and processor in 180 nm to 90 nm technologies with a swapped-body biasing technique," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2004, pp. 156-157.
23. S. Chatterjee, Y. Tsividis and P. Kinget, "0.5 V Analog Circuit Techniques and Their Application in OTA and Filter Design," IEEE Journal of Solid-State Circuits, vol. 40, no 12, pp. 2373 - 2387, December 2005.
24. A. Baschirotto, F. Rezzi, and R. Castello, "Low-voltage balanced transconductor with high input common-mode rejection," Electron. Lett., vol. 30, no. 20, pp. 1669-1671, Sep. 1994.
25. J. Crois and M. Steyaert, "Switched-opamp: An approach to realize full CMOS switched-capacitor circuits at very low power-supply voltages," IEEE J. Solid-State Circuits, vol. 29, no. 8, pp. 936-942, Aug. 1994.
26. J. Sauerbrey, T. Tille, D. Schmitt-Landsiedel, and R. Thewes, "A 0.7-V MOSFET-only switched-opamp sigma-delta modulator in standard digital CMOS technology," IEEE Journal of Solid-State Circuits, Vol. 37, no. 12, pp. 1662 - 1669, Dec. 2002.
27. G. Ahn, et al., "A 0.6V 82 dB ΔΣ audio ADC using switched-RC integrators," in IEEE International Solid State Circuits Conference (ISSCC), pp. 166-167, Feb. 2005.
28. N. Stanic, A. Balankutty, P. Kinget, and Y. Tsividis,"A 0.5 V Receiver in 90 nm CMOS for 2.4 GHz Applications," IEEE Radio Frequency Integrated Circuits Conference (RFIC), June 2007.
29. M. Ishikawa and T. Tsukahara, "An 8-bit 50-MHz CMOS subranging A/D converter with pipelined wideband S/H," IEEE Journal of Solid-State Circuits, vol. 24, no. 12, pp. 1485-1491, Dec. 1989.
30. P. Kurahashi, P. K. Hanumolu, G. Temes, and U. Moon, "A 0.6V highly linear switched-R-MOSFET-C filter," 2006 IEEE Custom Integrated Circuits Conference, pp. 833 - 836, September 2006.
31. S. Chatterjee, and P. Kinget, "A 0.5-V 1-Msps Track-and-Hold Circuit with 60-dB SNDR," IEEE Journal of Solid-State Circuits, vol. 43, no 4, pp. 722-729, April 2007.
32. K.P. Pun, S. Chatterjee, and P. Kinget, "A 0.5-V 74-dB SNDR 25-kHz Continuous-Time Delta-Sigma Modulator with a Return-to-Open DAC," IEEE Journal of Solid-State Circuits, Vol. 43, no 3, pp. 496-507, March 2007.
33. J. Sauerbrey, D. Schmitt-Landsiedel, and R. Thewes, "A 0.5-V 1-uW successive approximation ADC," IEEE Journal of Solid-State Circuits, Vol. 38, no. 7, pp. 1261-1265, July 2003.
34. J. Shen and P. Kinget, "A 0.5V 8bit 10Msps Pipelined ADC in 90nm CMOS," IEEE Symposium on VLSI circuits, June 2007.
35. M. Harada, T. Tsukahara, J. Kodate, A. Yamagishi, and J. Yamada, "2-GHz RF Front-end Circuits in CMOS/SIMOX Operating at an Extremely Low Voltage of 0.5V," IEEE Journal of Solid-State Circuits, vol. 35, no. 12, pp. 2000-2004, Dec. 2000.
36. N. Stanic, P. Kinget, and Y. Tsividis,"A 0.5 V 900 MHz CMOS Receiver Front End," Digest of Technical Papers IEEE Symposium on VLSI circuits, pp. 228-229, June 2006.
37. E. Klumperink, S. Louwsma, G. Wienk, and B. Nauta, "A CMOS Switched Transconductor Mixer," IEEE Journal of Solid-State Circuits, vol. 39, no. 8, pp. 1231-1240, Aug. 2004.
38. A. Rylyakov, J. Tierno, G. English, D. Friedman, M. Meghelli, "A Wide Power-Supply Range (0.5-to-1.3V) Wide Tuning-Range (500MHz-to-8GHz) All-Static CMOS ADPLL in 65nm SOI," in Digest of Technical Papers IEEE International Solid-State Circuits Conference (ISSCC), February 2007.
39. S.A. Yu and P. Kinget, "A 0.65V 2.5GHz Fractional-N Frequency Synthesizer in 90nm CMOS" in Digest of Technical Papers IEEE International Solid-State Circuits Conference (ISSCC), February 2007.
40. C. Svensson, "Optimum Voltage Swing on On-Chip and Off-Chip Interconnect," IEEE J. Solid-State Circuits, vol. 36, no. 7, pp. 1108-1112, July 2001.
41. B. Murmann, P. Nikaeen, D.J. Connelly, and R.W. Dutton, "Impact of Scaling on Analog Performance and Associated Modeling Needs," IEEE Transactions on Electron Devices, Vol. 53, no. 9, pp. 2160-2167, Sept. 2006.
42. V. Subramanian et al., "Planar Bulk MOSFETS Versus FinFETs: An Analog/RF Perspective," IEEE Transactions on Electron Devices, Vol. 53, no. 12, pp. 3071-3079, Dec. 2006.
43. M. Vertregt, "The analog challenge of nanometer CMOS," International Electron Device Meeting (IEDM), Dec. 2006.
44. W. Zhang et al., "Physical insights regarding design and performance of independent-gate FinFETs,", IEEE Transactions on Electron Devices,Vol. 52, no. 10, pp. 2198-2206, Oct. 2005.
45. J.P. Raskin et al., "Analog/RF Performance of Multiple Gate SOI Devices: Wideband Simulations and Characterization," IEEE Transactions on Electron Devices,Vol. 53, no. 5, pp. 1088-1095, May 2006.
46. K. Bernstein et al., "High-performance CMOS variability in the 65-nm regime and beyond," IBM Journal of Research and Development, vol. 50, no. 4/5, pp. 433-449, July/Sept. 2006.
47. K. von Arnim, et al., "Efficiency of body biasing in 90 nm CMOS for low power digital circuits," IEEE Journal of Solid-State Circuits, vol. 40, no. 7, pp. 1549-1556, Jul. 2005.
48. B. Murmann, and B. Boser, "A 12-bit 75-MS/s pipelined ADC using open-loop residue amplification," IEEE Journal of Solid-State Circuits, Vol. 38, no. 12, pp. 2040-2050, Dec. 2003.
49. H. van der Ploeg et al., "A 2.5-V 12-b 54-Msample/s 0.25-μm CMOS ADC in 1-mm2 with mixed-signal chopping and calibration," IEEE Journal of Solid-State Circuits, Vol. 36, no. 12, pp. 1859-1867, Dec. 2001.