Low voltage and low power aspects of data converter design

ESSCIRC 2004 - Proceedings of the 30th European Solid-State Circuits Conference

Volumn , Issue , 2004, Pages 29-35

  Huang, Qiuting ^a  

^a ETH ZURICH   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITORS; CMOS INTEGRATED CIRCUITS; ELECTRIC POTENTIAL; ELECTROSTATICS; LIGHT MODULATORS; OPERATIONAL AMPLIFIERS; SIGNAL TO NOISE RATIO; TRANSISTORS; ASPECT RATIO; DATA ACQUISITION; DIGITAL TO ANALOG CONVERSION; ELECTRIC POWER UTILIZATION; PRODUCT DESIGN; SWITCHING;

ANALOGUE CIRCUITS; CMOS TECHNOLOGIES; LOW VOLTAGE DESIGN; POWER CONSUMPTION; COMMON-MODE FEEDBACK; CONVERTER DESIGN; DIGITAL TRANSISTORS; RAIL-TO-RAIL INPUT;

ANALOG TO DIGITAL CONVERSION; CMOS INTEGRATED CIRCUITS;

EID: 17644425346     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (15)

1. "Low Voltage Design or the End of MOSFET Scaling?", Evening Panel E5, IEEE International Solid-State Circuits Conference 2002, San Francisco, USA
2. "Throw Analog from the Train", Rump Session R2, Symposium on VLSI Circuits 2002, Honolulu, USA
3. G. Ferri and W. Sansen, "A 1.3V Op/amp in Standard 0.7μm CMOS with Constant gm and Rail-to-Rail Input and Output Stages", ISSCC Digest of Technical Papers, pp.382-383 February 1996
4. V. Peluso et al, "A 900mV 40μW Switched Opamp AI Modulator with 77dB Dynamic Range", ISSCC Digest of Technical Papers, pp.68-69 February 1998
5. T. Lehmann and M. Cassia, "IV Power Supply CMOS Cascode Amplifier", IEEE J. Solid-State Circuits, vol.36, pp. 1082-1086, July 2001
6. L. Yao, M. Steyaert and W. Sansen, "A 1V 88dB 20kHz ΣΔ Modulator in 90nm CMOS", ISSCC Digest of Technical Papers, pp.80-81, February 2004
7. B. Hernes et al, "A 1.2V 220MS/S 10b Pipleline ADC Implemented in 0.13μm Digital CMOS", ISSCC Digest of Technical Papers, pp.256-257, February 2004
8. S. Oswal et al, "A 0.13μm CMOS Four-Channel ADSL2+ Analog Front-End for CO Applications with 75mW per Channel", ", ISSCC Digest of Technical Papers, pp.404-405, February 2004
9. E. Säckinger and W. Guggenbuhl, "A high-swing, high-impedance MOS cascode circuit", IEEE J. Solid-State Circuits, vol.25, pp.289-298, February 1990
10. K. Bult and G. Geelen, "A Fast-Settling CMOS Op Amp for SC Circuits with 90-dB DC Gain", IEEE J. Solid-State Circuits, Vol. 25, pp. 1379-1384, Dec. 1990
11. A. Abo and P. Gray, "A 1.5-V, 10-bit, 14.3-MS/s CMOS Pipeline Analog-to-Digital Converter", IEEE J. Solid-State Circuits, vol.34, pp.599-606, May 1999
12. 2 in 0.13μm CMOS", ISSCC Digest of Technical Papers, pp.260-261, February 2004
13. Q. Huang et al, "A 200MS/S 14b 97mW DAC in 0.18μm CMOS", ISSCC Digest of Technical Papers, pp.364-365, February 2004
14. A. Bugeja and B. S. Song, "A Self-Trimming 14b 100MS/s CMOS DAC", ISSCC Digest of Technical Papers, pp.44-45, February 2000
15. P. Balmelli and Q. Huang, "A 25MS/s 14b 200mW ΣΔ Modulator in 0.18μm CMOS", ISSCC Digest of Technical Papers, pp. 74-75, February 2004