Balanced multithreading: Increasing throughput via a low cost multithreading hierarchy

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2004, Pages 183-194

  Tune, Eric ^a   Kumar, Rakesh ^a   Tullsen, Dean M ^a   Calder, Brad ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BALANCED MULTITHREADING (BMT); FLEXIBILITY; SIMULTANEOUS MULTITHREADING (SMT); VIRTUAL CONTEXTS;

COMPUTER ARCHITECTURE; COMPUTER OPERATING SYSTEMS; COMPUTER SOFTWARE; DATA PROCESSING; MATHEMATICAL MODELS; OPTIMIZATION;

PROGRAM PROCESSORS;

EID: 21644481490     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2004.8     Document Type: Conference Paper

References (34)

1. A. Agarwal, J. Kubiatowicz, D. Kranz, B.-H. Lim, D. Yeung, G. D'Souza, and M. Parkin. Sparcle: An evolutionary proces sor design for large-scale multiprocessors. IEEE Micro, June 1993.
2. R. Alverson, D. Callahan, D. Cummings, B. Koblenz, A. Porterfield, and B. Smith. The Tera computer system. In International Conference on Supercomputing, pages 1-6, June 1990.
3. R. Balasubramonian, S. Dwarkadas, and D. H. Albonesi. Reducing the complexity of the register file in dynamic superscalar processors. In In Proceedings of the 34th Annual International Symposium on Microarchitecture, Dec. 2001.
4. E. Borch, E. Tune, B. Manne, and J. Emer. Loose loops sink chips. In Eigth International Symposium on High Performance Computer Architecture, Feb. 2002.
5. J. M. Borkenhagen, R. J. Eickemeyer, R. N. Kallaa, and S. R. Kunkel. A multithreaded powerPC processor for commercial servers. IBM J. Res. Dev., 44(6):885-898, 2000.
6. F. J. Cazorla, E. Fernandez, A. Ramírez, and M. Valero. Improving memory latency aware fetch policies for smt processors. In Proceedings of the 5th International Symposium on High Performance Computing, pages 70-85. IEEE Computer Society, October 2003.
7. Compaq Computer Corp., Shrewsbury, MA. Alpha 21264 Microprocessor Hardware Reference Manual, Feb. 2000.
8. J. Cruz, A. Gonzalez, M. Valero, and N. P. Topham. Multiple-banked register file architectures. In International Symposium on Computer Architecture(ISCA-27), 2000.
9. R. J. Eickemeyer, R. E. Johnson, S. R. Kunkel, B.-H. Lim, M. S. Squillante, and C. E. Wu. Evaluation of multithreaded processors and thread-switch policies. International Symposium on High Performance Computing, pages 75-90, 1997.
10. R. Halstead and T. Fujita. MASA: a multithreaded processor architecture for parallel symbolic computing. In 25th Annual International Symposium on Computer Architecture, pages 443-451, 1998.
11. G. Hinton, D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyker, and P. Roussel. The microarchitecture of the pentium 4 processor. Intel Technology Journal Q1, 2001.
12. H. Hirata, K. Kimura, S. Nagamine, Y. Mochizuki, A. Nishimura, Y. Nakase, and T. Nishizawa. An elementary processor architecture with simultaneous instruction issuing from multiple threads. In 19th Annual International Symposium on Computer Architecture, pages 136-145, May 1992.
13. M. Horowitz, M. Martonosi, T. C. Mowry, and M. D. Smith. Informing memory operations: Providing memory performance feedback in modern processors. In 23rd Annual International Symposium on Computer Architecture, pages 260-270, 1996.
14. N. S. Kim and T. Mudge. Reducing register ports using delayed write-back queues and operand pre-fetch. In 17th International Conference on Supercomputing, June 2003.
15. J. D. Kubiatowicz. Closing the window of vulnerability in multiphase memory transactions: The alewife transaction store. Master's thesis, Massachusetts Institute of Technology, Feb. 1993.
16. J. Laudon, A. Gupta, and M. Horowitz. Interleaving: A multithreading technique targeting multiprocessors and work-stations. In Sixth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 308-318, Oct. 1994.
17. J. Lo, S. Parekh, S. Eggers, H. Levy, and D. Tullsen. Software-directed register deallocation for simultaneous multithreading processors, in IEEE Transactions on Parallel and Distributed Systems, 10(9), Sept. 1999.
18. T. Mowry and S. Ramkissoon. Software-controlled multithreading using informing memory operations. In Seventh In ternational Symposium on High Performance Computer Architecture, 2000.
19. I. Park, M. Powell, and T. Vijaykumar. Reducing register ports for higher speed and lower energy. In 35th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-35), Nov. 2002.
20. J. Redstone, S. Eggers, and H. Levy. Mini-threads: Increasing TLP on small-scale SMT processors. In Ninth International Symposium on High Performance Computer Architecture, Feb. 2003.
21. R. H. Saavedra-Barrera, D. E. Culler, and T. von Eicken. Analysis of multithreaded architectures for parallel computing. In Second Annual ACM Symposium on Parallel Algorithms and Architectures, pages 169-178, July 1990.
22. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In Tenth International Comference on Architectural Support for Programming Languages and Operating Systems(ASPLOS 2002), Oct. 2002.
23. P. Shivakumar and N. Jouppi. CACTI 3.0: An integrated cache timing, power and area model. In Technical Report 2001/2, Compaq Computer Corporation, Aug. 2001.
24. B. Smith. The architecture of HEP. In On Parallel MIMD computation: HEP supercomputer and its applications, pages 41-55, 1985.
25. A. Snavely and D. M. Tullsen. Symbiotic jobscheduling for a simultaneous multithreading architecture. In Eighth International Conference on Architectural Support for Programming Languages and Operating Systems, Nov. 2000.
26. R. Thekkath and S. Eggers. The effectiveness of multiple hardware contexts. In Sixth International Conference on Architectural Support for Programming Languages and Operating Systems, 1994.
27. J. Tseng and K. Asanovic. Banked multiported register files for high-frequency superscalar microprocessors. In In Proceedings of ISCA-30, June 2003.
28. D. M. Tullsen. Simulation and modeling of a simultaneous multithreading processor. In 22nd Annual Computer Measurement Group Conference, Dec. 1996.
29. D. M. Tullsen and J. A. Brown. Handling long-latency loads in a simultaneous multithreading processor. In 34th International Symposium on Microarchitecture, Dec. 2001.
30. D. M. Tullsen, S. J. Eggers, J. S. Emer, H. M. Levy, J. L. Lo, and R. L. Stamm. Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. In 23rd Annual International Symposium on Computer Architecture, May 1996.
31. D. M. Tullsen, S. J. Eggers, and H. M. Levy. Simultaneous multithreading: Maximizing on-chip parallelism. In 22nd Annual International Symposium on Computer Architecture, pages 392-403, June 1995.
32. C. Waldspurger and W. Weihl. Register relocation: Flexible contexts for multithreading. In 20th Annual International Symposium on Computer Architecture, 1993.
33. W. Yamamoto and M. Nemirovsky. Increasing superscalar performance through multistreaming. In Conference on Parallel Architectures and Compilation Techniques, pages 49-58, June 1995.
34. K. C. Yeager. The MIPS R10000 superscalar microprocessor. IEEE Micro, 16(2):28-40, 1996.