Chip multithreading: Opportunities and challenges

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2005, Pages 248-252

  Spracklen, Lawrence ^a   Abraham, Santosh G ^a  

^a SUN MICROSYSTEMS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHIP MULTIPROCESSING (CMP); CHIP MULTITHREADING (CMT); HARDWARE THREADS; SIMULTANEOUS MULTITHREADING (SMT);

BANDWIDTH; MICROPROCESSOR CHIPS; PARALLEL PROCESSING SYSTEMS; SERVERS;

MULTIPROCESSING SYSTEMS;

EID: 28444468099     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2005.10     Document Type: Conference Paper

References (27)

1. K. Olukotun et al., "The Case for a Single-Chip Multiprocessor, " in Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, 1996, pp. 2-11.
2. D. Tullsen, S. Eggers, and H. Levy, "Simultaneous Multithreading: Maximizing On-Chip Parallelism," Intl. Symp. on Computer Architecture, pp. 392-403, 1995.
3. C. Batten, et. al., "Cache Refill/Access Decoupling for Vector Machines," to appear Intel. Symp. on Microarchitecture, 2004.
4. Y. Chou, B. Fahs, and S. Abraham, "Microarchitecture Optimizations for Exploiting Memory-Level Parallelism," in Intl. Symp. on Computer Architecture, pp. 76-87, 2004.
5. S. Gochman et al., "Intel Pentium M Processor: Microarchitecture and Performance", in Intel Technology Journal, Vol. 7, No. 2, pp. 22-36, 2003.
6. V. Krishnan and J. Torrellas, "A Chip-Multiprocessor Architecture with Speculative Multithreading", IEEE Trans. on Computers, pp 866-880, 1999.
7. L. Hammond et al., "The Stanford Hydra CMP," in IEEE MICRO Magazine, Vol. 20, No. 2, pp. 71-84, 2000.
8. L. A. Barroso et al., "Piranha: a Scalable Architecture Based on Single-Chip Multiprocessing," in Intl. Symp. on Computer Architecture, 2000, pp. 165-175.
9. M. Tremblay et al., "The MAJC Architecture: A Synthesis of Parallelism and Scalability," IEEE Micro. Vol. 20, No. 6, pp. 12-25, 2000.
10. M. Tremblay, "MAJC-5200: A VLIW Convergent MPSOC," in Microprocessor Forum 1999, 1999.
11. S. Kapil, "UltraSPARC Gemini: Dual CPU Processor," in Hot Chips 15, http://www.hotchips.org/archive/, 2003.
12. Q. Jacobson, "UltraSPARC IV Processors," in Microprocessor Forum 2003, 2003.
13. P. Kongetira, "A 32-way Multithreaded SPARC Processor," in Hot Chips 16, http://www.hotchips.org/archive/, 2004.
14. C.Moore, "POWER4 System Microarchitecture," in Microprocessor Forum, 2000.
15. R. Kalla, B. Sinharoy, and J. Tendler, "IBM POWERS chip: a dualcore multithreaded processor," in IEEE Micro, Vol. 24, No. 2, pp. 40-47, 2004.
16. Advanced Micro Devices, "AMD Demonstrates Dual Core Leadership," http://www.amd.com/, 2004.
17. T. Maruyama, "SPARC64 VI: Fujitsu's Next Generation Processor," in Microprocessor Forum 2003, 2003.
18. C. McNairy and R. Bhatia, "Montecito - the Next Product in the Itanium Processor Family," in Hot Chips 16, http://www.hotchips.org/ archive/, 2004.
19. P. Otellini, "Intel Keynote," in Intel Developer Forum, 2004.
20. "International Technology Roadmap for Semiconductors: Executive Summary," http://public.itrs.net/, 2003.
21. R. Kumar, et al., "Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction," in Intl. Symp. on Microarchitecture, 2003, pp. 81-92.
22. A. El-Moursy and D. Albonesi, "Front-End Policies for Improved Issue Efficiency in SMT Processors", in Intl. Symp. on High-Performance Computer Architecture, 2003, pp. 31-42.
23. O. Mutlu, J. Stark, C. Wilkerson, and Y. Patt, "Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-Order Processors," in Intl. Symp. on High-Performance Computer Architecture, 2003, pp. 129-141.
24. A. Gonzalez et al., "Eliminating Cache Conflict Misses through XOR-based Placement Functions," in Intl. Conf. on Supercomputing. 1997. pp. 76-83.
25. J. Goodman, D. Burger, and A. Kagi, "Memory Bandwidth Limitations of Future Microprocessors," in Intl. Symp. on Computer Architecture, 1996, pp. 78-89.
26. K. Lepak and M. Lipasti, "Temporally Silent Stores," in Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, 2002, pp. 30-41.
27. D. Wood and A. Alameldeen, "Adaptive Cache Compression for High-performance Processors," in Intl. Symp. on Computer Architecture, 2004. pp. 212-223.