The design of high-performance dynamic asynchronous pipelines: Lookahead style

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 15, Issue 11, 2007, Pages 1256-1269

  Singh, Montek ^a   Nowick, Steven M ^b  

^a University of North Carolina   (United States)

^b Department of Earth and Environmental Sciences   (United States)

Author keywords

Asynchronous; Dynamic logic; Elastic pipelining; Gate level pipelines; Latch controllers; Micropipelines; Pipeline processing; Precharge logic

Indexed keywords

ASYNCHRONOUS MACHINERY; CIRCUIT SIMULATION; FLIP FLOP CIRCUITS; PRODUCT DESIGN; THROUGHPUT;

DYNAMIC LOGIC; ELASTIC PIPELINING; GATE LEVEL PIPELINES; LATCH CONTROLLERS; LOOKAHEAD PIPELINES (LP); MICROPIPELINES; PRECHARGE LOGIC;

PIPELINE PROCESSING SYSTEMS;

EID: 35448944310     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2007.902205     Document Type: Article

References (43)

1. ARM, Cambridge, U.K., "ARM offers first clockless processor core," 2006. [Online]. Available: http://www.eetimes.com/news/latest/ showArticle.jhtml?articleID=179101800
2. M. Benes, S. M. Nowick, and A. Wolfe, "A fast asynchronous Huffman decoder for compressed-code embedded processors," in Proc. Int. Symp. Adv. Res. Asynch. Circuits Syst., 1998, pp. 43-56.
3. B. Chappell, 'The fine art of IC design," IEEE Spectrum, vol. 36, no. 7, pp. 30-34, Jul. 1999.
4. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, A. Taubin, and A. Yakovlev, "Lazy transition systems: Application to timing optimization of asynchronous circuits," in Proc. ICCAD, 1998, pp. 324-331.
5. U. Cummings, 'Terabit crossbar switch core for multi-clock-domain SoCs," in Proc. Symp. Rec. Hot Chips, 2003, pp. 102-112.
6. P. Day and J. V. Woods, "Investigation into micropipeline latch design styles." IEEE Trans. Very Large Scale Integr: (VLSI) Syst., vol. 3, no. 2, pp. 264-272, Jun. 1995.
7. M. Ferretti and P. A. Beerel, "Single-track asynchronous pipeline templates using 1-of-N encoding," in Proc. Des., Autom. Test Eur: (DATE), 2002, pp. 1008-1015.
8. S. B. Furber and J. Liu, "Dynamic logic in four-phase micropipelines," in Proc. Int. Symp. Adv. Res. Asynch. Circuits Syst., 1996, pp. 11-16.
9. H. v. Gageldonk, D. Baumann, K. van Berkel, D. Gloor, A. Peeters, and G. Stegmann, "An asynchronous low-power 80c51 microcontroller," in Proc. Int. Symp. Adv. Res. Asynch. Circuits Syst., 1998, pp. 96-107.
10. J. D. Garside, W. J. Bainbridge, A. Bardsley, D. A. Edwards, S. B. Furber, J. Liu, D. W. Lloyd, S. Mohammadi, J. S. Pepper, O. Petlin, S. Temple, and J. V. Woods, "AMULET3i -An asynchronous system-on-chip," in Proc. Int. Symp. Adv. Res. Asynch. Circuits Syst., 2000, pp. 162-175.
11. D. Harris and M. Horowitz, "Skew-tolerant domino circuits," IEEE J. Solid-State Circuits, vol. 32, no. 11, pp. 1702-1711, Nov. 1997.
12. O. Hauck, A. Katoch, and S. A. Huss, "VLSI system design using asynchronous wave pipelines: A 0.35 μm CMOS 1.5 GHz elliptic curve public key cryptosystem chip," in Proc. Int. Symp. Adv. Res. Asynch. Circuits Syst., 2000, pp. 188-197.
13. International Technology Roadmap for Semiconductors, "Overall roadmap technology characteristics," 2005. [Online], Available: http://www.itrs.net/Common/2005ITRS/Home2005.htm.
14. H. M. Jacobson, P. N. Kudva, P. Bose, P. W. Cook, S. E. Schuster, E. G. Mercer, and C. J. Myers, "Synchronous interlocked pipelines," in Proc. Int. Symp. Asynch. Circuits Syst., 2002, pp. 3-12.
15. M. B. Josephs, S. M. Nowick, and C. H. K. van Berkel, "Modeling and design of asynchronous circuits," Proc. IEEE, vol. 87, no. 2, pp. 234-242, Feb. 1999.
16. R. Kol and R. Ginosar, "A doubly-latched asynchronous pipeline," in Proc. Int. Conf. Comput. Des. (ICCD), 1996, pp. 706-711.
17. Y. W. Li, G. Patounakis, A. Jose, K. L. Shepard, and S. M. Nowick, "Asynchronous datapath with software-controlled on-chip adaptive voltage scaling for multirate signal processing applications," in Proc. Int. Symp. Asynch. Circuits Syst., 2003, pp. 216-225.
18. A. M. Lines, "Pipelined asynchronous circuits," M.S. thesis, Dept. Comput. Sci., California Inst. Technol., Pasadena, 1998.
19. W. Liu, C. T. Gray, D. Fan, W. J. Farlow, T. A. Hughes, and R. K. Cavin, "A 250-MHz wave pipelined adder in 2-μm CMOS," IEEE J. Solid-State. Circuits, vol. 29, no. 9, pp. 1117-1128, Sep. 1994.
20. A. J. Martin, A. Lines, R. Manohar, M. Nyström, P. Pénzes, R. South-worth, and U. Cummings, "The design of an asynchronous MIPS R3000 microprocessor," in Proc. Adv. Res. VLSI, 1997, pp. 164-181.
21. A. J. Martin, M. Nyström, and C. G. Wong, 'Three generations of asynchronous microprocessors," IEEE Des. Test Comput., vol. 20, no. 6, pp. 9-17, Nov./Dec. 2003.
22. C. E. Molnar, I. W. Jones, W. S. Coates, J. K. Lexau, S. M. Fairbanks, and I. E. Sutherland, "Two FIFO ring performance experiments," Proc. IEEE, vol. 87, no. 2, pp. 297-307, Feb. 1999.
23. V. Narayanan, B. Chappell, and B. Fleischer, "Static timing analysis for self resetting circuits," in Proc. ICCAD, 1996, pp. 119-126.
24. R. O. Ozdag and P. A. Beerel, "High-speed QDI asynchronous pipelines," in Proc. Int. Symp. Asynch Circuits Syst., 2002, pp. 13-22.
25. R. O. Ozdag, M. Singh, P. A. Beerel, and S. M. Nowick, "High-speed non-linear asynchronous pipelines," in Proc. Des., Autom. Test Eur. (DATE), 2002, pp. 1000-1007.
26. A. M. G. Peeters, "Single-rail handshake circuits," Ph.D. dissertation, Dept. Math. Comput. Sci., Eindhoven Univ. Technol., Eindhoven, The Netherlands, 1996.
27. S. Rotem, K. Stevens, R. Ginosar, P. Beerel, C. Myers, K. Yun, R. Kol, C. Dike, M. Roncken, and B. Agapiev, "RAPPID: An asynchronous instruction length decoder," in Proc. Int. Symp. Adv. Res. Asynch. Circuits Syst., 1999, pp. 60-70.
28. S. Schuster, W. Reohr, P. Cook, D. Heidel, M. Immediato, and K. Jenkins, "Asynchronous interlocked pipelined CMOS circuits operating at 3.3-4.5 GHz," in Proc. ISSCC, 2000, pp. 292-293.
29. C. L. Seitz, "System timing," in Introduction to VLSI Systems, C. A. Mead and L. A. Conway, Eds. Reading, MA: Addison-Wesley, 1980, ch. 7.
30. M. Singh, "The design of high-throughput asynchronous pipelines," Ph.D. dissertation, Dept. Comput. Sci., Columbia Univ., New York, 2001.
31. M. Singh, and S. M. Nowick, "The design of high-throughput asynchronous dynamic pipelines: High-capacity pipelines," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 15, no. 11, pp. XXX-XXX, Nov. 2007.
32. M. Singh and S. M. Nowick, "High-throughput asynchronous pipelines for fine-grain dynamic datapaths," in Proc. Int. Symp. Adv. Res. Asynch. Circuits Syst., 2000, pp. 198-209.
33. M. Singh, J. A. Tierno, A. Rylyakov, S. Rylov, and S. M. Nowick, "An adaptively-pipelined mixed synchronous-asynchronous digital FIR filter chip operating at 1.3 gigahertz," in Proc. Int. Symp. Asynch. Circuits Syst., 2002, pp. 84-95.
34. K. Stevens, R. Ginosar, and S. Rotem, "Relative timing," in Proc. Int. Symp. Adv. Res. Asynch. Circuits Syst., 1999, pp. 208-218.
35. I. Sutherland and S. Fairbanks, "GasP: A minimal FIFO control," in Proc. Int. Symp. Asynch. Circuits Syst., 2001, pp. 46-53.
36. I. Sutherland, B. Sproull, and D. Harris, Logical Effort: Designing Fast CMOS Circuits. San Mateo, CA: Morgan Kaufmann, 1999.
37. I. E. Sutherland, "Micropipelines," Commun. ACM, vol. 32, no. 6, pp. 720-738, Jun. 1989.
38. Sun Microsystems, Mountain View, CA, "The UltraSPARC IIIi processor architecture overview. Technical whitepaper," 2004 [Online]. Available: http://www.sun.com/processors/whitepapers/US3i_External.pdf
39. T. E. Williams, "Self-timed rings and their application to division," Ph.D. dissertation, Dept. Electr. Eng. Comput. Sci., Stanford Univ., Stanford, CA, 1991.
40. T. E. Williams and M. A. Horowitz, "A zero-overhead self-timed 160 ns 54 b CMOS divider," IEEE J. Solid-State Circuits, vol. 26, no. 11, pp. 1651-1661, Nov. 1991.
41. D. Wong, G. De Micheli, and M. Flynn, "Designing high-performance digital circuits using wave-pipelining," IEEE Trans. Comput.-Aided Des. Integr: Circuits Syst., vol. 12, no. 1, pp. 24-46, Jan. 1993.
42. G. Yee and C. Sechen, "Clock-delayed domino for adder and combinational logic design," in Proc. ICCD, 1996, pp. 332-337.
43. K. Y. Yun, P. A. Beerel, and J. Arceo, "High-performance asynchronous pipeline circuits," in Proc. Int. Symp. Adv. Res. Asynch. Circuits Syst., 1996, pp. 17-28.