|
Volumn 20, Issue 6, 2003, Pages 9-17
|
Three Generations of Asynchronous Microprocessors
|
Author keywords
[No Author keywords available]
|
Indexed keywords
CALTECH ASYNCHRONOUS MICROPROCESSORS (CAM);
PHASE HANDSHAKING EXPANSIONS (PHE);
QUASI-DELAY-INSENSITIVE (QDI) CIRCUITS;
CMOS INTEGRATED CIRCUITS;
COMPUTER AIDED DESIGN;
DATA STORAGE EQUIPMENT;
DESIGN FOR TESTABILITY;
ENERGY EFFICIENCY;
REDUCED INSTRUCTION SET COMPUTING;
THRESHOLD VOLTAGE;
TRANSISTORS;
VLSI CIRCUITS;
VOLTAGE CONTROL;
MICROPROCESSOR CHIPS;
|
EID: 0346265964
PISSN: 07407475
EISSN: None
Source Type: Journal
DOI: 10.1109/MDT.2003.1246159 Document Type: Article |
Times cited : (38)
|
References (10)
|