Relative timing

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn , Issue , 1999, Pages 208-218

  Stevens, Ken ^a   Ginosar, Ran ^a,b   Rotem, Shai ^a  

^a INTEL CORPORATION   (United States)

^b TECHNION ISRAEL INSTITUTE OF TECHNOLOGY   (Israel)

Author keywords

[No Author keywords available]

Indexed keywords

ASYNCHRONOUS DESIGN; BURST-MODE; C-ELEMENT; RELATIVE TIMING; SPEED-INDEPENDENT CIRCUITS; TESTABILITY;

LOGIC CIRCUITS;

TIME MEASUREMENT;

EID: 77957955128     PISSN: 15228681     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.1999.761535     Document Type: Conference Paper

References (17)

1. R. Alur and D. L. Dill. A Theory of Timed Automata. Theoretical Computer Science, 126(2): 183-235, 1994.
2. S. Chakraborty, K. Y. Yun, and D. L. Dill. Practical timing analysis of asynchronous systems using time separation of events. In Proc. IEEE Custom Integrated Circuits Conference, May 1998.
3. W. S. Coates, A. L. Davis, and K. S. Stevens. Automatic Synthesis of Fast Compact Self-Timed Control Circuits. In IFIP Working Conference on Design Methodologies, pages 193-208, April 1993.
4. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, A. Taubin, and A. Yakovlev. Lazy transition systems: application to timing optimization of asynchronous circuits. In Proc. International Conf. Computer-Aided Design (ICCAD), pages 324-331, November 1998.
5. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Yakovlev. Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers. IEICE Transactions on Information and Systems, E80-D(3):315-325, 1997.
6. H. Hulgaard. Timing Analysis and Verification of Timed Asynchronous Circuits. PhD thesis, Department of Computer Science, University of Washington, 1995.
7. R. Milner. Communication and Concurrency. Computer Science. Prentice Hall International, London, 1989.
8. C. J. Myers. Computer-Aided Synthesis and Verification of Gate-Level Timed Circuits. PhD thesis, Dept. of Elec. Eng., Stanford University, October 1995.
9. C. J. Myers, T. G. Rokicki, and T. H.-Y. Meng. Automatic synthesis and verification of gate-level timed circuits. Technical Report CSL-TR-94-652, Stanford University, January 1995.
10. V. Narayanan, B. A. Chappell, and B. M. Fleischer. Static Timing Analysis For Self Resetting Circuits. In International Conference on Computer-Aided Design (ICCAD-96). IEEE Computer Society, November 1996.
11. R. Negulescu and A. Peeters. Verification of speed-dependences in single-rail handshake circuits. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 159-170, 1998.
12. K. J. Nowka and T. Galambos. Circuit Design Techniques for a Gigahertz Integer Microprocessor. In 1998 IEEE International Converence on Computer Design: VLSI in Computers & Processors (ICCD98), pages 11-16. IEEE Computer Society, October 1998.
13. S. Rotem, K. Stevens, R. Ginosar, P. Beerel, C. Myers, K. Yun, R. Kol, C. Dike, M. Roncken, and B. Agapiev. RAP-PID: An Asynchronous Instruction Length Decoder. In 5th International Symposium on Advanced Research in Asynchronous Circuits and Systems. IEEE, April 1999.
14. M. Shams, J. C. Ebergen, and M. I. Elmasry. Modeling and Comparing CMOS Implementations of the C-Element. IEEE Transactions on VLSI Systems, 6(4):563-567, December 1998.
15. K. S. Stevens. Practical Verification and Synthesis of Low Latency Asynchronous Systems. PhD thesis, University of Calgary, Calgary, Alberta, September 1994.
16. F. C. D. Young, K. S. Stevens, and R. P. Graham Jr. Timed Logic Conformance and its Application. In 7999 International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU99). ACM/IEEE, March 1999.
17. K. Y. Yun. Synthesis of Asynchronous Controllers for Heterogeneous Systems. PhD thesis, Stanford University, Aug. 1994.