High-speed non-linear asynchronous pipelines

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2002, Pages 1000-1007

  Ozdag, Recep O ^a   Singh, Montek ^b   Beerel, Peter A ^a   Nowick, Steven M ^c  

^a USC ^*  (United States)

^b UNIVERSITY OF NORTH CAROLINA   (United States)

^c NONE   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ASYNCHRONOUS PIPELINE; EFFICIENT CONTROL; LINEAR DYNAMICS; MULTIPLE INPUTS; MULTIPLE OUTPUTS; REAL SYSTEMS; SPICE SIMULATIONS; TIMING ANALYSIS;

EXHIBITIONS;

PIPELINES;

EID: 84893814503     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2002.998422     Document Type: Conference Paper

References (16)

1. K.S. Stevens, S. Rotem, R. Ginosar, P. A. Beerel, C.J. Myers, K.Y. Yun, R. Kol, C. Dike, M. Roncken, "An asynchronous instruction length decoder," in IEEE JSSC, Volume: 36 Issue: 2, Feb. 2001 pp. 217-228.
2. W.S. Coates, J.K. Lexau, I.W. Jones, S.M. Fairbanks, and I.E. Sutherland. "FLEETzero: an asynchronous switching experiment," in Proc. of ASYNC, 2001, pp. 173-182.
3. S. Schuster, W. Reohr, P. Cook, D. Heidel, M. Immediato, and K. Jenkins. "Asynchronous interlocked pipelined CMOS circuits operating at 3.3-4.5 GHz," in ISSCC 2000, pp. 292-293.
4. I. Sutherland, and S. Fairbanks. "GasP: a minimal FIFO control," in Proc. of ASYNC, 2001, pp. 46-53.
5. Mika Nystrom. Asynchronous Pulse Logic. Ph.D. thesis, Caltech, 2001.
6. M. Singh, and S.M. Nowick. "High-throughput asynchronous pipelines for fine-grain dynamic datapaths," in Proc. of Intl. Symp. on Adv. Res. in Asynchronous Circ. and Syst. (ASYNC), 2000, pp. 198-209.
7. M. Singh, and S.M. Nowick. "Fine-grain pipelined asynchronous adders for high-speed DSP applications" in Proc. of IEEE Computer Society Annual Workshop on VLSI, Orlando, FL, April 2000, pp. 111-118.
8. M. Singh, and S.M. Nowick. "MOUSETRAP: Ultra-High-Speed Transition-Signaling Asynchronous Pipelines" in Proc. of Intl. Conf. on Computer Design (ICCD), Austin, TX, September 2001.
9. T.E. Williams, and M.A. Horowitz. "A Zero-overhead self-timed 160ns 54b CMOS divider," in ISSCC Digest of Technical Papers, 1991, pp. 98-296.
10. Ted Eugene Williams. Self-Timed Rings and their Application to Division. Ph.D. thesis, Stanford University, May 1991.
11. Andrew Matthew Lines. Pipelined Asynchronous Circuits. M.Sc. thesis, California Institute of Technology, June 1995, revised 1998.
12. Charles L. Seitz. "System Timing," in Carver A. Mead and Lynn A. Conway, editors, Introduction to VLSI Systems, chapter 7. Addison-Wesley, 1980.
13. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Yakovlev. "Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers." In IEICE Transactions on Information and Systems, Volume: E80-D, No: 3, March 1997.
14. Luis A. Plana and Stephen H. Unger. "Pulse-Mode Macromodular Systems," in Proc. of Intl. Conference on Computer Design (ICCD), pp. 348-353, October 1998.
15. Christian D. Nielsen. "Evaluation of Function Blocks for Asynchronous Design," in Proc. of EURODAC, pp. 454-459, 1994.
16. V.I. Varshavsky (ed.). Self-Timed Control of Concurrent Processes: The Design of Aperiodic Logical Circuits in Computers and Discrete Systems. Kluwer Academic Publishers, Dordrecht, The Netherlands, January 1990.