Single-track asynchronous pipeline templates using 1-of-N encoding

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2002, Pages 1008-1015

  Ferretti, Marcos ^a   Beerel, Peter A ^a  

^a University of Southern California   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ASYNCHRONOUS PIPELINE; BUNDLED DATA; CYCLE TIME; DATA PATHS; FINE GRAINS; FORWARD LATENCY; TIMING ASSUMPTIONS; ULTRA HIGH SPEED;

DELAY CIRCUITS; EXHIBITIONS; TIMING CIRCUITS;

PIPELINES;

EID: 84881252910     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2002.998423     Document Type: Conference Paper

References (13)

1. W. J. Dally and J. Poulton, Digital Systems Engineering, Cambridge Univ. Press, Cambridge, UK, 1998
2. K. Y. Yun, P. A. Beerel, V. Vakilotojar, A. Dooply, and J. Arceo, "The Design and Verification of a Low-Control-Overhead Asynchronous Differential Equation Solver", IEEE Transactions on VLSI, Dec. 1998
3. A. Davis and S. M. Nowick, "An Introduction to Asynchronous Design", Univ. of Utah Tech. Rep., Dept. of Computer Science, UUCS-97-013, Sept. 19, 1997.
4. K. van Berkel, and A. Bink,, "Single-Track Handshake Signaling with Application to Micropipelines and Handshake Circuits", Proc. ASYNC, pp: 122-133, 1996.
5. A. M. Lines, "Pipelined Asynchronous Circuits", Master Thesis, California Institute of Technology, June 1998.
6. A. J. Martin, A. Lines, R. Manohar, M. Nyström, P. Penzes, R. Southworth, U. Cummings, and T. K. Lee, "The Design of an Asynchronous MIPS R3000 Microprocessor." Proc.of ARVLSI, pp. 164-181, 1997.
7. I. Sutherland and S. Fairbanks, "GasP: A Minimal FIFO Control", Proc. of ASYNC, pp: 46-53, 2001.
8. M. Nyström, "Asynchronous Pulse Logic", PhD Thesis, California Institute of Technology, May 14, 2001.
9. M. Singh and S. M. Nowick, "High-Throughput Asynchronous Pipelines for Fine-Grain Dynamic Datapaths", Proc. of ASYNC, pp: 198-209, 2000.
10. C.L. Seitz. "System timing," in C. A. Mead and L.A. Conway, editors, Introduction to VLSI Systems, chapter 7. Addison-Wesley, 1980.
11. C.D. Nielsen. "Evaluation of Function Blocks for Asynchronous Design," Proceedings of ACM, pp:454-459, September 1994.
12. I.E. Sutherland, "Micropipelines", Communications of the ACM, vol. 32, #6, pp: 720-738, June 1989.
13. V.I. Varshavsky (editor), Self-Timed Control of Concurrent Processes : The Design of Aperiodic Logical Circuits in Computers and Discrete Systems, Kluwer Academic Publishers, Dordrecht, The Netherlands, January 1990.