A fast asynchronous Huffman decoder for compressed-code embedded processors

Proceedings - 4th International Symposium on Advanced Research in Asynchronous Circuits and Systems

Volumn 1998-March, Issue , 1998, Pages 43-56

  Benes, Martin ^a   Nowick, Steven M ^b   Wolfe, Andrew ^c  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b Columbia Iiniversity ^*  (United States)

^c S3 Inc   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ASYNCHRONOUS SEQUENTIAL LOGIC; INTEGRATED CIRCUIT DESIGN;

AVERAGE THROUGHPUT; COMPRESSED CODES; DECOMPRESSION ENGINES; EMBEDDED PROCESSORS; FEATURE SIZES; INSTRUCTION CACHES; ON DEMANDS; SYNCHRONOUS DESIGNS;

DECODING;

EID: 33749899007     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.1998.666493     Document Type: Conference Paper

References (26)

1. M. Benes, A Wdfe, S.M. Nowick. A high-speed asynchronous decompression circuit for embedded processors. In Proceedings of the 17th Conference on.Advanced Research in VLSI. IEEE Computer Society Press, Los Alamitos, CA3 1997.
2. L. Benini, E. Macii, M. Poncino. Telescopic units: Incrrasing the average throughput of pipelined desigiis by adaptive latency control. In ACM/lEEE Design Asturntitton Conference. pages 22-27, June 1997.
3. G. Birtwistle and A.L. Davis. Ajgnchronous Digitol Circuit Draign. Springer-Verlag, 1995.
4. S. Choi and M. Lee. High speed pattern matching for a fast huffmian decoder. IEEE Trans. on Consumer L'lctronics, 41( l):!J7~103, February 1995.
5. M. Matsui, et al. 200 mhz video compression macrocells using low-swing differential logic. In ISSCC, pages 76-77, 1994.
6. S.B. Furber, P. Day, J.D. Garside, N.C. Paver. S. Temple, J.V. Woods. The design and evaluation of an asynchronous microprocessor. In Prowedings of the IEEE lnfernotionnl Conference on Computer Design, pages 217-220. IEEE Computer Society Press, Octoher 1994.
7. S.B. Fnrher, J.D. Garside, S. Temple, J. Liu, P. Day, N.C. Paver. Amulet2e: An asynchronous embedded controller. In Async97 Symposium. ACM, April 1997.
8. J.D. Garside, S. Temple, R. Mehra. The amulet% cache system In A~ync96 Symposium. ACM, April 1996.
9. R. Hashemian. Design and implementation of a memory efficient huffman decoding. IEEE Trans. on Consumer Electronzcs, 40(3):345-51, August 1994.
10. D.A. Huffman. A method for the construction of minimum redundancy codes. Proc. IEEE, 40(10):1098-1101. September 1952.
11. J. Kessels and P. Marston. Design asynchronous standby circuits for a low-power pager. In Async97 Symposium. ACM, April 1997.
12. M. Kozuch and A. Wok Compression of emhedded systmn programs. In IEEE International Confrrence on Computer Design, pages 270-277, October 1994.
13. S.Y. Liao, S. Deradas, K. Kootzt.r. Code densit, y optimization for emhdded DSP processors using data compression techniques. In W.J. Dally, J.\V, P o d tan, A.T. lshii. editors, Proccrdrng~ of the 16th Conference on Adtiancd Research in VLX pages 171 285. IEEE Computer Society PTPSS, Los Alarnitus. CA, 1995.
14. J. Martin, S.M. Burns, T.K. Lee, D. Borkovic, P.J. Haaewindus. The design of an asynchronous microprocessor. In 1989 Cnltech Confererrcc on Very Large Scole Integration, 1989.
15. T. Nanya, Y. Ueno, H. Kagotani, M. Kuwako, A. Takamura. TITAC: Design of a quasi-delayinsensitive microprocessor. IEEE Design and Test. 11(2):50-63, Summer 1994.
16. L.S. Nielsen and J. Sparso. A law-power asynchronous data path far a fir filter hank. 11, Proceedings of the International Symposiunr on Arlvancerl Research in Asynchronous C m u i t ~ and System3 (.4rync9ti), pages 197-207. IEEE Computer Society Prcss, Nuvember 1996.
17. H. Park, J. Son, acid S. Cho. Area efficient fast, huffman encoder for multimedia applications. In IC.4S.SP. pages 3179-3281, 1995.
18. M.K. Rudbrrg and L. Wanhammar. New approachrs to high speed huffman decoding. In ISCAS, pages 149-152, 1996.
19. S. Segars, K. Clarke, L. Goadgc. Embedded control prohlems. thumh and the ARMiTDMI. IECE Micro, 15(5):22-30, October 1995.
20. J. Sparso and J. Staunstrup. Design and performance analysis of delay insensitive multi-ring structures. In Proce~dings of the Twenty-Strth Annual Howoii Internntionol Conference on System Scicnct~. volume I, pages 349-358. IEEE Computer Society Press. January 1993.
21. K. van Berkel, R. Burgess, J. Kessels, M. Roncken, F. Schalij, A. Peters. Asynchronous circuits for low power: A DCC error corrector. IEEE Design nnd Test of Computers, 11(2):22-32, Summer 1994.
22. T.E. Williams. Self-timed rings and their application to division. Technical Report CSL-TR-91-482, Cornputer Systems Laboratory. Stanford IJniversity, 1991. Ph.D. Thesis.
23. T.E. Williams and M A Horowitz. A cero-overhead self-timed 54b 160ns CMOS divider. IEEE Journal of Solid-State Circuits, 26(11):1651 1661. November 1991.
24. A. Wolfe and A. Chanin. Executing compressed proeranis 011 an embedded RISC ~rocessor. In 95th 4n-" nun1 Internolrorrol Symposwm on Microarch2fecturr. pages 81-91, December 1992.
25. Y. Yoshida. B.-Y. Song, H. Okuhata, T. Onoye, I. Shirakawa. An object code compression approach to embedded processors. In Internotional Symposium on Lou, Power Electronics ond Design (ISLPED), pages 265-268. AGM, August 1997.
26. K.Y. Yun, P.A. Beerel, A.E. Dooply. J. Arceo, arid V. Vakilotajar. The design arid verification of a highperformance low-control-overhead asynchronous differential equation solver. In Async97 Synrpostum. ACM, April 1997.