High-throughput asynchronous pipelines for fine-grain dynamic datapaths

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn , Issue , 2000, Pages 198-209

  Singh, Montek ^a   Nowick, Steven M ^a  

^a Department of Earth and Environmental Sciences   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ASYNCHRONOUS PIPELINE; CONTROL STRUCTURE; DATA ITEMS; DATA-PATHS; GRAIN DYNAMICS; HIGH THROUGHPUT; HSPICE SIMULATIONS; LOW LATENCY; MICRON TECHNOLOGIES; SINGLE GATES; TARGET DYNAMICS; TEST VEHICLE; WILLIAMS;

DESIGN; PIPELINES;

THROUGHPUT;

EID: 77957934332     PISSN: 15228681     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.2000.837017     Document Type: Conference Paper

References (18)

1. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, A. Taubin, and A. Yakovlev. Lazy transition systems: application to timing optimization of asynchronous circuits. In ICCAD, 1998.
2. P. Day and J. V. Woods. Investigation into micropipeline latch designe styles. IEEE TVLSI, 3(2):264-272, June 1995.
3. A.E. Dooply and K.Y. Yun. Optimal clocking and enhanceditesta bility for high-performance self-resetting domino pipelines In Proc. ARVLSI, March 1999.
4. C. Farnsworth, D. Edwards, and S. Sikand. Utilizing dynamic logic for low power consumption in asynchronous circuits. In Proc. ASYNC, 1994.
5. S. B. Furben and J. Liu. Dynamic logic in four-phase micropipelines. In Proc. ASYNC, 1996.
6. D. Harris and M. A. Horowitz. Skew-tolerant domino circuits. IEEE JSSC, 32(11):1702-1711. November 1997.
7. R. Kol and R. Ginosar. A doubly-latched asynchronous pipeline. In Proc. ICCD, 1996.
8. A. J. Martin, A. Lines, K. Manohar, M. Nystroem, P. Penzes, R. Southworth, and U. Cummings. The design of an asynchronous MIPS R3000 microprocessor. In Proc. ARVLSI, September 1997.
9. G. Matsubara and N. Ide. A low power zero-overhead self-timed division and square root unit combining a single-rail static circuit with a dual-rail dynamic circuiit In ASYNC97.
10. C. E. Molnar, I. W. Jones, W. S. Coatés; J. K. Lexau, S. M. Fairbanks, and I. E. Sutherland. Two FIFO ring performance experiments. Proceedings of the IEEE, 87(2):297-307, February 1999.
11. V. Natayanan, B.A. Chappell, and B.-M. Fleischer. Static. timing analysis for self resetting circuits. In Proc. ICCAD, 1996.
12. A. M. G. Peeters. Single-Rail Handshake Circuits. PhD thesis Eindhoven University of Tech., June 1996.
13. M. Renaudin, B. Hassan, and A. Guyot. New asynchronous pipeline scheme: Application to the design of a self-timed ring divider. IEEE JSSC, 31(7):1001-1013, July 1996.
14. K. S. Stevens, S. Rotem, and R. Ginosar. Relative timing. In Proc. ASYNC, April 1999.
15. I. E. Sutherland. Micropipelines. Communications of the ACM, 32(6):720-738, June 1989.
16. T. E. Williams. Self-Timed Rings and their Application to Division. PhD thesis, Stanford University, June 1991.
17. D. C. Wong, G. De Micheli, and M. Flynn. Designing high-performance digital circuits using wave-pipelining. IEEE TCAD, 12(1):24-46, January 1993.
18. K. Y. Yun, P. A. Beerel, and J. Arceo. High-performance asynchronous pipeline circuits. In Proc. ASYNC, 1996.