Asynchronous datapath with software-controlled on-chip adaptive voltage scaling for multirate signal processing applications

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn , Issue , 2003, Pages 216-225

  Li, Yee William ^a   Patounakis, George ^a   Jose, Anup ^a   Shepard, K L ^a   Nowick, S M ^b  

^a Howard Hughes Medical Institute   (United States)

^b Fu Foundation School of Engineering and Applied Science   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC INVERTERS; ENERGY EFFICIENCY; SIGNAL PROCESSING; VOLTAGE SCALING;

ADAPTIVE CONTROL; ADAPTIVE VOLTAGE SCALING; DATA PATHS; EFFECTIVE VARIABLES; EFFICIENT COMPUTATION; ENERGY EFFICIENT; MULTIRATE SIGNAL PROCESSING; ON CHIPS; POWER SUPPLY; SIGNAL PROCESSING APPLICATIONS;

DC-DC CONVERTERS;

EID: 77957958738     PISSN: 26431394     EISSN: 26431483     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.2003.1199181     Document Type: Conference Paper

References (34)

1. G. Qu and et al. Energy minimization of system pipelines using multiple voltages. In Proc. IEEE International Symposium on Circuits and Systems, 1999.
2. G. Semeraro, G. Magklis, R. Balasubramonian, D. H. Albonesi, S. Dwaradasas, and M. L. Scott. Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling. In Proc. Intl. Symp. on High Performance Computer Architecture, 2002.
3. T. D. Burd and R. W. Broderson. Design issues for dynamic voltage scaling. In Intl. Symp. on Low Power Electronics and Design, 2000.
4. L. S. Nielsen, C. Niessen, J. Sparso, and C. H. van Berkel. Low-power operation used self-timed circuits and adaptive scaling of the supply voltage. IEEE Transactions on VLSI Systems, 2(4):391-397, 1994.
5. K. Usami and M. Horowitz. Clustered voltage scaling technique for low-power design. In Proc. Workshop on Low Power Design, 1995.
6. D. E. Lackey, P. S. Zuchowski, T. R. Bednar, D. W. Stout, S. W. Gould, and J. M. Cohn. Managing power and performance for system-on-chip designs using voltage islands. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pages 195-202, 2002.
7. A. P. Dancy, R. Amirtharajah, and A. P. Chandrakasan. High-efficiency multiple-output dc-dc conversion for low-voltage systems. IEEE Transactions of Very Large Scale Integration (VLSI) Systems, 8(3), June 2000.
8. A. J. Stratakos, S. R. Sanders, and R. W. Broderson. A low-voltage CMOS dc-dc converter for a portable batter-operated system. In Power Electronics Specialists Conference, 1994.
9. G.-Y. Wei and M. Horowitz. A fully digital, energy-efficient adaptive power-supply regulator. IEEE Journal Solid-State Circuits, pages 520-528, April 2000.
10. James E. Gunn, Kenneth S. Barron, and William Ruczczyk. A low-power DSP core-based software radio architecture. IEEE Journal on Selected Areas in Communication, 17(4):574-590, 1999.
11. T. I. Chappell, B. A. Chappell, S. E. Schuster, J. W. Allen, S. P. Klepner, R. V. Joshi, and R. L. Franch. A 2-ns cycle, 3.8 ns access 512-kb CMOS ECL SRAM with a fully pipelined architecture. IEEE Journal of Solid-State Circuits, 26(11):1577-1585, 1991.
12. R. A. Haring, M. S. Milshtein, T. I. Chappell, S. H. Dhong, and B. A. Chappell. Self resetting logic register and incrementer. In Proceedings of the Symposium on VLSI Circuits, pages 18-19, 1996.
13. G. Hinton, M. Upton, D.J. Sager, D. Boggs, D.M. Carmean, P. Roussel, T. I. Chappell, T. D. Fletcher, M. S. Milshtein, M. Sprague, S. Samaan, and R. Murray. A 0.18 um CMOS IA-32 processing with a 4-GHz integer execution unit. IEEE Journal Solid-Stale Circuits, 36(11):1617-1627,2001. (Pubitemid 33105925)
14. P. F. Lu, S. P. Kowalcyzk, A. P. Pelella, W. V. Huott, U. Bakhru, J. Rawlins, P. Patel, Y. H. Chan, and K. A. Jenkins. A 15Kb 1.5 ns access on-chip tag SRAM. In Proceedings of International Symposium on VLSI Circuits, pages 208-212, 1997.
15. T. Williams and Mark Horowitz. A zero-overhead self-timed 160ns 54b cmos divider. IEEE Journal Solid-State Circuits, 26:1651-1661, November 1991.
16. M. Singh, J. A. Tierno, A. Rylyakov, S. Rylov, and S. M. Nowick. An adaptively-pipelined mixed synchronous-asynchronous digital FIR filter chip operating at 1.3GHz. In Proceedings of the IEEE International Symposium on Asynchronous Circuits and Systems, 2002.
17. I.E. Sutherland. Micropipelines. Communications of the ACM, 1989.
18. C.E. Molnar, I.W. Jones, W.S. Coates, J.K. Lexau, S.M. Fairbanks, and I.E. Sutherland. Two fifo ring performance experiments. Proceedings of the IEEE, pages 297-307, February 1999.
19. S. Schuster, W. Reohr, P. Cook, D. Heidel, M. Immediato, and K. Jenkins. Asynchronous interlocked pipelined CMOS circuits operating at 3.3-4.5GHz. In Digest Technical Papers, International Solid-State Circuits Conference, pages 292-293, 2000.
20. Ivan Sutherland and Scott Fairbanks. Gasp: A minimal fifo control. In Proceedings of the International Symposium on Asynchronous Circuits and Systems, pages 46-53,2001.
21. B. S. Amruter and M. A. Horowitz. A replica technique for wordline and sense control in low-power SRAMs. IEEE Journal Solid-State Circuits, 33(8): 1208-1219, 1998.
22. K. Y. Yun. Automatic synthesis of extended burst-mode circuits using generalized c-elements. In Proceedings of the European Design Automation Conference, pages 290-295, 1996.
23. J. Tiemo, A. Rylyakov, S. Rylov, M. Singh, S. M. Nowick, M. Immediato, and S. Gowda. A 1.3 GSample/s 10-tap full-rate variablelatency self-timed FIR with clocked interfaces. In Digest Technical Papers, International Solid-State Circuits Conference, 2002.
24. K. Usami, M. Igarashi, F. Minami, T. Ishikawa, M. Kanzawa, M. Ichida, and K. Nogami. Automated low-power technique exploiting multiple supply voltages applied to a media processor. IEEE Journal Solid-State Circuits, 33(3):463-472, 1998.
25. G. W. den Besten and B. Nauta. Embedded 5v-to-3.3v voltage regulator for supplying digital IC's in 3.3v CMOS technology. IEEE Journal of Solid-State Circuits. 33(7), July 1998.
26. S. Jou and T. Chen. On-chip voltage down converter for low-power digital systme. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 45(5), May 1998.
27. L. R. Carley and A. Aggarwal, A. completely on-chip voltage-regulation technique for low. power digital: circuits. In Proceedings of the International Symposium on Low-Power Electronics and. Design, 1999.
28. N. Dragone, A. Aggarwal, and L. R. Carley. An adaptive on-chip voltage regulation technique for low-power applications. In Proceedings of the International Symposium on Low-Power Electronics and Design, 2000.
29. J. G. Ryan, K. J. Carroll, and B. D. Pless. A four chip implantable defibrilator/pacemaker chipset. In Proceedings of the Custom Integrated Circuits Conference, 1989.
30. S. V. Cheong, H. Chung, and A. Ioinovici. Inductorless dc-to-dc converter with high power density. IEEE Transactions on Industrial Electronics, 41(2), April 1994.
31. D. Maksimovic and S. Dhar. Switched-capacitor dc-dc conveners for low-power on-chip applications. In Power Electronics Specialists Conference, 1999.
32. Robert W. Brodersen, Mark A. Horowitz, Dejan Markovic, and Vladimir Stojanovic Borivoje Nikolic. Methods for true power minimizatioin. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pages 35-42, 2002.
33. Victor Zyuban and Philip Strenski. Unified methodology for resolving power-performance tradeoffs at the microarchitectural and circuit levels. In Intl. Symp. on Low Power Electronics and Design, pages 166-171,2002.
34. H. Peter Hofstee. Power-constrained microprocessor design. In Proc. IEEE International Conference on Computer Design, 2002.