Routability-driven placement and white space allocation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 26, Issue 5, 2007, Pages 858-871

  Li, Chen ^b,c   Xie, Min ^d   Koh, Cheng Kok ^a,b   Cong, Jason ^a,d   Madden, Patrick H ^a,e  

^a IEEE

^b PURDUE UNIVERSITY   (United States)

^c MAGMA DESIGN AUTOMATION   (United States)

^d Department of Civil and Environmental Engineering   (United States)

^e State University of New York at Binghamton   (United States)

Author keywords

Circuit placement; Design automation; Mutability; White space allocation

Indexed keywords

BENCHMARKING; CONGESTION CONTROL (COMMUNICATION); INTEGRATED CIRCUITS; NETWORK ROUTING; RESOURCE ALLOCATION;

CIRCUIT PLACEMENT; DESIGN AUTOMATION; GLOBAL PLACEMENT; ROUTABILITY; WHITE SPACE ALLOCATION;

COMPUTER AIDED DESIGN;

EID: 34248524608     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2006.884575     Document Type: Article

References (46)

1. S. Adya, I. Markov, and P. Villamibia, "On whitespace and stability in mixed-size placement and physical synthesis," in Proc. Int. Conf. Comput.-Aided Des., 2003, pp. 311-318.
2. S. N. Adya, S. Chaturvedi, J. A. Roy, D. A. Papa, and I. L. Markov, "Unification of partitioning, placement and floorplanning," in Proc. Int. Conf. Comput.-Aided Des., 2004, pp. 550-557.
3. A. Agnihotri, M. C. Yildiz, A. Khatkhate, A. Mathur, S. Ono, and P. H. Madden, "Fractional cut: Improved recursive bisection placement," in Proc. Int. Conf. Comput.-Aided Des., 2003, pp. 307-310.
4. C. J. Alpert, "The ISPD98 circuit benchmark suite," in Proc. Int. Symp. Phys. Design, 1998, pp. 80-85.
5. C. J. Alpert, G.-J. Nam, and P. G. Villarrubia, "Effective free space management for cut-based placement via analytical constraint generation," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 22, no. 10, pp. 1343-1353, Oct. 2003.
6. U. Brenner and A. Rohe, "An effective congestion driven placement framework," in Proc. Int. Symp. Phys. Design, 2002, pp. 6-11.
7. A. E. Caldwell, A. B. Kahng, and I. L. Markov, "Relaxed partitioning balance constraints in top-down placement," in Proc. IEEE ASIC Conf., 1998, pp. 229-232.
8. A. E. Caldwell, A. B. Kahng, and I. L. Markov, "Can recursive bisection alone produce routable placements?" in Proc. Des. Autom. Conf., 2000, pp. 477-482.
9. A. E. Caldwell, A. B. Kahng, and I. L. Markov, "Optimal partitioners and end-case placers for standard-cell layout," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol 19, no. 11, pp. 1304-1313, Nov. 2000.
10. A. E. Caldwell, A. B. Kahng, and I. L. Markov, "Hierarchical whitespace allocation in top-down placement," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 22, no. 11, pp. 716-724, Nov. 2003.
11. T. Chan, J. Cong, T. Kong, and J. Shinnerl, "Multilevel optimization for large-scale circuit placement," in Proc. Int. Conf. Comput.-Aided Des., 2000, pp. 171-176.
12. T. Chan, J. Cong, T. Kong, J. Shinnerl, and K. Sze, "An enhanced multilevel algorithm for circuit placement," in Proc. Int. Conf. Comput.-Aided Des., 2003, pp. 299-306.
13. T. Chan, J. Cong, M. Romesis, J. R. Shinnerl, K. Sze, and M. Xie, "mPL6: A robust multilevel mixed-size placement engine," in Proc. Int. Symp. Phys. Des., 2005, pp. 227-229.
14. T. Chan, J. Cong, and K. Sze, "Multilevel generalized force-directed method for circuit placement," in Proc. Int. Symp. Phys. Des., 2005, pp. 185-192.
15. C.-C. Chang, J. Cong, Z. Pan, and X. Yuan, "Physical hierarchy generation with routing congestion control," in Proc. Int. Symp. Phys. Des., 2002, pp. 36-41.
16. C.-C. Chang, J. Cong, Z. Pan, and X. Yuan, "Multilevel global placement with congestion control," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 22, no. 4, pp. 395-409, Apr. 2003.
17. C.-L. E. Cheng, "RISA: Accurate and efficient placement routability modeling," in Proc. Int. Conf. Comput.-Aided Des., Nov. 1994, pp. 690-695.
18. J. Cong, T. Kong, J. Shinnerl, M. Xie, and X. Yuan, "Large-scale circuit placement: Gap and promise," in Proc. Int. Conf. Comput.-Aided Des., Nov. 2003, pp. 883-890.
19. J. Cong, T. Kong, J. Shinnerl, M. Xie, and X. Yuan, "Large-scale circuit placement," ACM Trans. Des. Automat. Electron. Syst., vol. 10, no. 2, pp. 389-430, Apr. 2005.
20. J. Cong, M. Romesis, and J. R. Shinnerl, "Robust mixed-size placement under tight white-space constraints," in Proc. Int. Conf. Comput.-Aided Des., 2005, pp. 165-172.
21. J. Cong and M. Xie, "A robust detailed placement for mixed-size IC designs," in Proc. Asia South Pacific Des. Autom. Conf., 2006, pp. 188-194.
22. K. Doll, F. M. Johannes, and K. J. Antreich, "Iterative placement improvement by network flow methods," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 13, no. 10, pp. 1189-1200, Oct. 1994.
23. D. Hill, "Method and system for high speed detailed placement of cells within an integrated circuit design," U.S. Patent No. 6370673, Apr. 9, 2002.
24. W. Hou, H. Yu, X. Hong, Y. Cai, W. Wu, J. Gu, and W. Kao, "A new congestion-driven placement algorithm based on cell inflation," in Proc. Asia South Pacific Design Autom. Conf., 2001, pp. 605-608.
25. B. Hu and M. Marek-Sadowska, "Congestion minimization during placement without estimation," in Proc. Int. Conf. Comput.-Aided Des., 2002, pp. 739-745.
26. S.-W. Hur and J. Lillis, "Mongrel: Hybrid techniques for standard cell placement," in Proc. Int. Conf. Comput.-Aided Des., 2000, pp. 165-170.
27. A. B. Kahng, S. Reda, and Q. Wang, "Architecture and details of a high quality, large-scale analytical placer," in Proc. Int. Conf. Comput.-Aided Des., 2005, pp. 891-898.
28. A. B. Kahng and Q. Wang, "Implementation and extensibility of an analytic placer," in Proc. Int. Symp. Phys. Des., 2004, pp. 18-25.
29. A. Khatkhate, C. Li, A. Agnihotri, M. Yildiz, S. Ono, C.-K. Koh, and P. Madden, "Recursive bisection based mixed block placement," in Proc. Int. Symp. Phys. Des., 2004, pp. 84-89.
30. C. Li, M. Xie, C.-K. Koh, J. Cong, and P. H. Madden, "Routability- driven placement and white space allocation," in Proc. Int. Conf. Comput.-Aided Des., 2004, pp. 394-401.
31. J. Lou, S. Krishnamoorthy, and H. Sheng, "Estimating routing congestion using probabilistic analysis," in Proc. Int. Symp. Phys. Des., 2001, pp. 112-117.
32. T. Luo, H. Ren, C. J. Alpert, and D. Z. Pan, "Computational geometry based placement migration," in Proc. Int. Conf. Comput.-Aided Des., 2005, pp. 41-47.
33. I. Markov and J. A. Roy, Nov. 2005. Private Communication.
34. S. Mayrhofer and U. Lauther, "Congestion-driven placement using a new multi-partitioning heuristic," in Proc. Int. Conf. Comput.-Aided Des., 1990, pp. 332-335.
35. A. N. Ng, R. Aggarwal, V. Ramachandran, and I. L. Markov, "Solving hard instances of floorplacement," in Proc. Int. Symp. Phys. Des., 2006, pp. 170-177.
36. M. Pan, N. Viswanathan, and C. Chu, "An efficient and effective detailed placement algorithm," in Proc. Int. Conf. Comput.-Aided Des., 2005, pp. 48-55.
37. P. N. Parakh, R. B. Brown, and K. A. Sakallah, "Congestion driven quadratic placement," in Proc. Des. Autom. Conf., 1998, pp. 275-278.
38. H. Ren, D. Z. Pan, C. J. Alpert, and P. Villarrubia, "Diffusion- based placement migration," in Proc. Des. Autom. Conf., 2005, pp. 515-520.
39. J. A. Roy, D. A. Papa, S. N. Adya, H. H. Chan, A. N. Ng, J. F. Lu, and I. L. Markov, "Capo: Robust and scalable open-source min-cut floorplacer," in Proc. Int. Symp. Phys. Des., 2005, pp. 224-226.
40. R.-S. Tsay, S. Chang, and J. Thorvaldson, "Early wirability checking and 2-D congestion-driven circuit placement," in Proc. Int. Conf. ASIC, 1992, pp. 50-53.
41. J. Westra, C. Bartels, and P. Groeneveld, "Probabilistic congestion prediction," in Proc. Int. Symp. Phys. Des., 2004, pp. 204-209.
42. J. Westra and P. Groeneveld, "Is probabilistic congestion estimation worthwhile?" in Proc. Int. Workshop Syst. Level Interconnect Prediction, 2005, pp. 99-106.
43. X. Yang, Nov. 2005. Private Communication.
44. X. Yang, B.-K. Choi, and M. Sarrafzadeh, "Routability-driven white space allocation for fixed-die standard-cell placement," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 22, no. 4, pp. 410-419, Apr. 2003.
45. X. Yang, R. Kastner, and M. Sarrafzadeh, "Congestion reduction during placement based on integer programming," in Proc. Int. Conf. Comput.-Aided Des., 2001, pp. 573-576.
46. X. Yang, R. Kastner, and M. Sarrafzadeh, "Congestion estimation during top-down placement," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 21, no. 1, pp. 72-80, Jan. 2002.