mPL6: A robust multilevel mixed-size placement engine

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2005, Pages 227-229

  Chan, Tony F ^b   Cong, Jason ^a   Romesis, Michails ^a   Shinnerl, Joseph R ^a   Sze, Kenton ^b   Xie, Min ^a  

^a University of California   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Force Directed Placement; Helmholtz Equation; Legalization; Mixed Size Placement; Multilevel Optimization

Indexed keywords

FORCE-DIRECTED PLACEMENT; HELMHOLTZ EQUATION; LEGALIZATION; MIXED-SIZE PLACEMENT; MULTILEVEL OPTIMIZATION;

HIERARCHICAL SYSTEMS; INTEGRATED CIRCUITS; INTERPOLATION; OPTIMIZATION; PROBLEM SOLVING;

ALGORITHMS;

EID: 29144513767     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (20)

1. K. Arrow, L. Huriwicz, and H. Uzawa. Studies in Nonlinear Programming. Stanford University Press, Stanford, CA, 1958.
2. A. Brandt. Algebraic multigrid theory: The symmetric case. Appl. Math. Comp., 19:23-56, 1986.
3. W. Briggs, S. McCormick, and V. Henson. A Multigrid Tutorial. SIAM, Philadelphia, second edition, 2000.
4. T. Chan, J. Cong, T. Kong, J. Shinnerl, and K. Sze. An enhanced multilevel algorithm for circuit placement. In Proc. Int'l Conf. on Computer-Aided Design, San Jose, CA, 2003.
5. T. Chan, J. Cong, and K. Sze. Multilevel generalized force-directed method for circuit placement. In Proc. Int'l Symp. on Phys. Design, 2005.
6. J. Cong, M. Romesis, and J. Shinnerl. Fast, floorplanning by look-ahead enabled recursive bipartitioning. In Asia South Pacific Design Automation Conf., 2005.
7. J. Cong, M. Romesis, and J. Shinnerl. Robust mixed-size placement by recursive legalized bipartitioning. Report 040057, Computer Science Dept., University of California, Los Angeles, ftp://ftp.cs.ucla.edu/tech-report/2005-reports/040057.pdf, Jan. 2005.
8. J. Cong and J. Shinnerl, editors. Multilevel Optimization in VLSICAD. Kluwer, Boston, 2003.
9. K. Doll, F. Johannes, and K. Antreich. Iterative placement improvement by network flow methods. IEEE Transactions on Computer-Aided Design, 13(10), Oct 1994.
10. H. Eisenmann and F. Johannes. Generic global placement and floorplanning. In Proc. 35th ACM/IEEE Design Automation Conference, pages 269-274, 1998.
11. L. C. Evans. Partial Diferential Equations. American Mathematical Society, 2002.
12. A. Kahng and Q. Wang. Implementation and extensibility of an analytic placer. In Proc. Int'l Symp. on Phys. Design, pages 18-25, 2004.
13. G. Karypis. Multilevel algorithms for multi-constraint hypergraph partitioning. Technical Report 99-034, Department of Computer Science, University of Minnesota, Minneapolis, 1999.
14. G. Karypis. Multilevel hypergraph partitioning. In Multilevel Optimization in VLSICAD, chapter 3. Kluwer Academic Publishers, Boston, 2003.
15. G. Karypis, R. Aggarwal, V. Kumar, and S. Shekhar. Multilevel hypergraph partitioning: Application in VLSI domain. In Proc. 34th ACM/IEEE Design Automation Conference, pages 526-529, 1997.
16. A. Khatkhate, C. Li, A. R. Agnihotri, S. Ono, M. C. Yildiz, C.-K. Koh, and P. H. Madden. Recursive bisection based mixed block placement. In Proc. Int'l Symp. on Phys. Design, 2004.
17. T. Kong. A novel net weighting algorithm for timing-driven placement. In Proc. Int'l Conf. on Computer-Aided Design, pages 172-176, 2002.
18. K. W. Morton and D. F. Mayers. Numerical Solution of Partial Differential Equations. Cambridge University Press, 1994.
19. W. Naylor et al. Nonlinear optimization system and method for wire length and delay optimization for an automatic electric circuit placer, Oct. 2001.
20. J. Vygen. Algorithms for detailed placement of standard cells. In DATE, pages 321-324, 1998.