A tale of two nets: Studies of wirelength progression in physical design

International Workshop on System Level Interconnect Prediction, SLIP

Volumn 2006, Issue , 2006, Pages 17-24

  Kahng, Andrew B ^a   Reda, Sherief ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Benchmarking; Consistency; Placer suboptimality; Similarity; Wirelength

Indexed keywords

PHYSICAL DESIGN STAGES; PLACER SUBOPTIMALITY; WIRELENGTHS;

COMPUTER AIDED SOFTWARE ENGINEERING; ELECTRONICS ENGINEERING; INTERCONNECTION NETWORKS; OPTIMIZATION;

INTEGRATED CIRCUIT LAYOUT;

EID: 33750904932     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (27)

1. S. Adya, I. Markov, and P. Villarrubia, "On Whitespace and Stability in Mixed-Size Placement," in Proc. IEEE International Conference on Computer Aided Design, 2003, pp. 311-318.
2. A. Agnihotri, S. Ono, and P. Madden, "Recursive Bisection Placement: Feng Shui 5.0 Implementation Details," in Proc. ACM/IEEE International Symposium on Physical Design, 2005, pp. 230-232.
3. C. J. Alpert, G.-J. Nam, P. Villarubia, and M. C. Yildiz, "Placement Stability Metrics," in Proc. IEEE Asia and South Pacific Design Automation Conference, 2005, pp. 1144-1147.
4. A. E. Caldwell, A. B. Kahng, S. Mantik, I. L. Markov, and A. Zelikovsky, "On Wirelength Estimation for Row-Based Placement," in Proc. ACM/IEEE International Symposium on Physical Design, 1998, pp. 4-11.
5. C. Chang, J. Cong, and M. Xie, "Optimality and Scalability Study of Existing Placement Algorithms," in Proc. IEEE Asia and South Pacific Design Automation Conference, 2003, pp. 621-627.
6. C. E. Cheng, "RISA: Accurate and Efficient Placement Routability Modeling," in Proc. IEEE International Conference on Computer Aided Design 1994, pp. 690-695.
7. C. Chu, "FLUTE: Fast Lookup Table Based Wirelength Estimation Technique," in Proc. IEEE International Conference on Computer Aided Design, 2004, pp. 696-701.
8. C. Chu and Y.-C. Wong, "Fast and Accurate Rectilinear Steiner Minimal Tree Algorithm for VLSI Design," in Proc. ACM/IEEE International Symposium on Physical Design, 2005, pp. 28-35.
9. J. Cong, T. Kong, J. R. Shinnerl, M. Xie, and X. Yuan, "Large-Scale Circuit Placement: Gap and Promise," in Proc. IEEE International Conference on Computer Aided Design, 2003, p. to appear.
10. J. Cong and S. K. Lim, "Edge Separability-Based Circuit Clustering With Application to Multilevel Circuit Partitioning," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 23(3), pp. 346-357, 2004.
11. J. Cong, J, R. Shinnerl, M. Xie, T. Kong, and X. Yuan, "Large-Scale Circuit Placement," ACM Transactions on Design Automation of Electronic Systems, vol. 10(2), pp. 389-430, 2005.
12. L. W. Hagen, D. J. H. Huang, und A. B. Kahng, "Quantified Suboptimality of VLSI Layout Heuristics," in Proc. ACM/IEEE Design Automation Conference, 1995, pp. 216-221.
13. B. Hu and M. Marek-Sadowska, "Wire Length Prediction based Clustering and Its Application in Placement," in Proc. ACM/IEEE Design Automation Conference, 2003, pp. 800-805.
14. A. Kahng and Q. Wang, "Implementation and Extensibility of an Analytical Placer," in Proc. ACM/IEEE International Symposium on Physical Design, 2004, pp. 18-25.
15. A. B. Kahng and S. Mantik, "Measurement of Inherent Noise in EDA Tools," in International Symposium on Quality in Electronic Design, 2002, pp. 206-211.
16. A. B. Kahng and S. Reda, "Evaluation of Placer Suboptimality Via Zero-Change Netlist Transformations," in Proc. ACM/IEEE International Symposium on Physical Design, 2005, pp. 208-215.
17. A. B. Kahng, S. Reda, and Q. Wang, "Architecture and Details of a High Quality, Large-Scale Analytical Placer," in Proc. IEEE International Conference on Computer Aided Design, 2005, pp. 891-898.
18. A. B. Kahng and S.Reda, "Intrinsic Shortest Path Length: A New, Accurate A Priori Wirelength Estimator," in Proc. IEEE International Conference on Computer Aided Design, 2005, pp. 173-180.
19. Q. Liu and M. Marek-Sadowska, "Pre-Layout Wire Length and Congestion Estimation," in Proc. ACM/IEEE Design Automation Conference, 2004, pp. 582-587.
20. M. Queyranne, "Performance Ratio of Polynomial Heuristics for Triangle Inequality Quadratic Assignment Problem," Operations Research Letters, vol. 4, p. 1986, 231-342.
21. J. Roy et al., "Capo: Robust and Scalable Open-Source Min-Cut Floorplacer," in Proc. ACM/IEEE International Symposium on Physical Design, 2005, pp. 224-226.
22. S. Sahni and T. Gonzalez, "P-Complete approximation problems," Journal of the ACM, vol. 23, pp. 555-565, 1976.
23. L. Scheffer and E. Nequist, "Why Interconnect Prediction Doesnot Work," in Workshop on System Level Interconnect Prediction. 2000, pp. 139-144.
24. T. Taghavi, X. Yang, B. K. Choi, M. Wang, and M. Sarrafzadeh, "DRAGON2005: Large-Scale Mixed-Size Placement Tool," in Proc. ACM/IEEE International Symposium on Physical Design, 2001, pp. 245-247.
25. N. Viswanathan and C. Chu, "FastPlace: Efficient Analytical Placement Using Cell Shifting, Iterative Local Refinement and a Hybrid Net Model," in Proc. ACM/IEEE International Symposium on Physical Design, 2004, pp. 26-33.
26. Q. Wang, D. Jariwala, and J. Lillis, "A Study of Tighter Lower Bounds in LP Relaxation Based Placement," in Proc. IEEE Great Lakes Symposium on VLSI, 2005, pp. 498-502.
27. X. Yan, B. K. Choi, and M. Sarrafzadeh, "Routabtility Driven White Space Allocation for Fixed-Die Standard-Cell Placement," in Proc. ACM/IEEE International Symposium on Physical Design, 2002. pp. 42-47.