Evaluation of placer suboptimality via zero-change netlist transformations

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2005, Pages 208-215

  Kahng, Andrew B ^a   Reda, Sherief ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Benchmarking; Placer suboptimality; Wirelength

Indexed keywords

BENCHMARKING; INTEGRATED CIRCUIT LAYOUT; OPTIMIZATION;

PLACER SUBOPTIMALITY; WIRELENGTH; ZERO-CHANGE TRANSFORMATIONS;

MATHEMATICAL TRANSFORMATIONS;

EID: 29144489451     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1055137.1055180     Document Type: Conference Paper

References (21)

1. S. Adya, I. Markov, and P. Villarrubia, "On Whitespace and Stability in Mixed-Size Placement," in Proc. IEEE International Conference on Computer Aided Design, 2003, pp. 311-318.
2. S. N. Adya, M. C. Yildiz, I. L. Markov, P. G. Villarrubia, P. N. Parakh, and P. H. Madden, "Benchmarking for Large-Scale Placement and Beyond, " in Proc. ACM/IEEE International Symposium on Physical Design, 2003, pp. 95-103.
3. J. Beardwood, J. Halton, and J. Hammersley, "The Shortest Path through Many Points," Proc. Cambridge Philos. Soc. 55, pp. 299-327, 1959.
4. A. E. Caldwell, A. B. Kahng, and I. L. Markov, "Can Recursive Bisection Alone Produce Routable Placements?" in Proc. ACM/IEEE Design Automation Conference, 2000, pp. 477-482.
5. C. Chang, J. Cong, and M. Xie, "Optimality and Scalability Study of Existing Placement Algorithms," in Proc. IEEE Asia and South Pacific Design Automation Conference, 2003, pp. 621-627.
6. C.-C. Chang, J. Cong, D. Pan, and X. Yuan, "Multilevel Global Placement with Congestion Control," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22(4), pp. 395-409, 2003.
7. C. E. Cheng, "RISA: Accurate and Efficient Placement Routability Modeling," in Proc. IEEE International Conference on Computer Aided Design, 1994, pp. 690-695.
8. J. Cong, M. Romesis, and M. Xie, "Optimality and Scalability Study of Partitioning and Placement Algorithms," in Proc. ACM/IEEE International Symposium on Physical Design, 2003, pp. 88-94.
9. H. Eisenmann and F. M. Johannes, "Generic Global Placement and Floorplanning," in Proc. ACM/IEEE Design Automation Conference, 1998, pp. 269-274.
10. L. W. Hagen, D. J. H. Huang, and A. B. Kahng, "Quantified Suboptimality of VLSI Layout Heuristics," in Proc. ACM/IEEE Design Automation Conference, 1995, pp. 216-221.
11. M. Hanan and J. M. Kurtzberg, "Placement Techniques," in In Design Automation of Digital Systems, M. A. Breuer Ed., 1972, pp. 213-282.
12. A. B. Kahng and S. Mantik, "On Mistmatches between Incremental Optimizers and Instance Perturbations in Physical Design Tools," in ICCAD, 2000, pp. 17-22.
13. _, "Measurement of Inherent Noise in EDA Tools," in International Symposium on Quality in Electronic Design, 2002, pp. 206-211.
14. A. B. Kahng and S. Reda, "Placemet Feedback: A Concept and Method for Better Min-Cut Placement," in Proc. ACM/IEEE Design Automation Conference, 2004, pp. 357-362.
15. J. M. Kleinhans, G. Sigl, F. M. Johannes, and K. J. Antreich, "GORDIAN: VLSI Placement by Quadratic Programming and Slicing Optimization," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 10(3), pp. 356-365, 1991.
16. Q. Liu and M. Marek-Sadowska, "A Study of Netlist Structure and Placement Efficiency," in ISPD, 2004, pp. 198-203.
17. M. Queyranne, "Performance Ratio of Polynomial Heuristics for Triangle Inequality Quadratic Assignment Problem," Operations Research Letters, vol. 4, p. 1986, 231-342.
18. S. Sahni and T. Gonzalez, "P-Complete approximation problems," Journal of the ACM, vol. 23, pp. 555-565, 1976.
19. W.-J. Sun and C. Sechen, "Efficient and Effective Placement for Very Large Circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 14(5), pp. 349-359, 1995.
20. M. Wang, X. Yang, and M. Sarrafzadeh, "DRAGON2000: Standard-Cell Placement Tool for Large Industry Circuits," in Proc. IEEE International Conference on Computer Aided Design, 2001, pp. 260-263.
21. M. Yildiz and P. Madden, "Global Objectives for Standard-Cell Placement," in Proc. IEEE Great Lakes Symposium on VLSI, 2001, pp. 68-72.