-
1
-
-
84944392430
-
Checkpoint processing and recovery: Towards scalable large instruction window processors
-
Dec.
-
H. Akkary, R. Rajwar, and S. T. Srinivasan. Checkpoint processing and recovery: Towards scalable large instruction window processors. In MICRO, Dec. 2003.
-
(2003)
MICRO
-
-
Akkary, H.1
Rajwar, R.2
Srinivasan, S.T.3
-
2
-
-
0033719421
-
Wattch: A framework for architectural-level power analysis and optimizations
-
June
-
D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In ISCA, June 2000.
-
(2000)
ISCA
-
-
Brooks, D.1
Tiwari, V.2
Martonosi, M.3
-
4
-
-
70450271824
-
CAVA: Hiding L2 misses with checkpoint assisted value prediction
-
Dec.
-
L. Ceze, K. Strauss, J. Tuck, J. Renau, and J. Torrellas. CAVA: Hiding L2 misses with checkpoint assisted value prediction. Computer Architecture Letters, Dec. 2004.
-
(2004)
Computer Architecture Letters
-
-
Ceze, L.1
Strauss, K.2
Tuck, J.3
Renau, J.4
Torrellas, J.5
-
5
-
-
0036294826
-
Difficult-path branch prediction using subordinate microthreads
-
May
-
R. S. Chappell, F. Tseng, A. Yoaz, and Y. N. Patt. Difficult-path branch prediction using subordinate microthreads. In ISCA, May 2002.
-
(2002)
ISCA
-
-
Chappell, R.S.1
Tseng, F.2
Yoaz, A.3
Patt, Y.N.4
-
6
-
-
0031594025
-
Memory dependence prediction using store sets
-
June
-
G. Z. Chrysos and J. S. Emer. Memory dependence prediction using store sets. In ISCA, June 1998.
-
(1998)
ISCA
-
-
Chrysos, G.Z.1
Emer, J.S.2
-
8
-
-
2342487209
-
Large virtual ROBs by processor checkpointing
-
Universitat Politecmca de Catalunya, July
-
A. Cristal, M. Valero, A. Gonzalez, and J. Llosa. Large virtual ROBs by processor checkpointing. Technical Report UPC-DAC-2002-39, Universitat Politecmca de Catalunya, July 2002.
-
(2002)
Technical Report
, vol.UPC-DAC-2002-39
-
-
Cristal, A.1
Valero, M.2
Gonzalez, A.3
Llosa, J.4
-
11
-
-
0031605470
-
Data speculation support for a chip multiprocessor
-
Oct.
-
L. Hammond, M. Willey, and K. Olukotun. Data speculation support for a chip multiprocessor. In ASPLOS, Oct. 1998.
-
(1998)
ASPLOS
-
-
Hammond, L.1
Willey, M.2
Olukotun, K.3
-
12
-
-
12844268033
-
Coherence decoupling: Making use of incoherence
-
Oct.
-
J. Huh, J. Chang, D. Burger, and G. S. Sohi. Coherence decoupling: Making use of incoherence. In ASPLOS, Oct. 2004.
-
(2004)
ASPLOS
-
-
Huh, J.1
Chang, J.2
Burger, D.3
Sohi, G.S.4
-
13
-
-
33749399899
-
-
Scheduler which discovers non-speculative nature of an instruction after issuing and reissues the instruction. United States Patent 6,564,315, May
-
J.B. Keller, R.W.Haddad, and S.G.Meier. Scheduler which discovers non-speculative nature of an instruction after issuing and reissues the instruction. United States Patent 6,564,315, May 2003.
-
(2003)
-
-
Keller, J.B.1
Haddad, R.W.2
Meier, S.G.3
-
14
-
-
2342535676
-
Understanding scheduling replay schemes
-
Feb.
-
I. Kim and M. Lipasti. Understanding scheduling replay schemes. In HPCA, Feb. 2004.
-
(2004)
HPCA
-
-
Kim, I.1
Lipasti, M.2
-
16
-
-
0033348795
-
A chip-multiprocessor architecture with speculative multithreading
-
Sep.
-
V. Krishnan and J. Torrellas. A chip-multiprocessor architecture with speculative multithreading. IEEE Trans. on Comp, Sep. 1999.
-
(1999)
IEEE Trans. on Comp
-
-
Krishnan, V.1
Torrellas, J.2
-
18
-
-
33749396194
-
POSH: A profiler-enhanced TLS compiler that leverages program structure
-
Sep.
-
W. Liu, J. Tuck, L. Ceze, K. Strauss, J. Renau, and J. Torrellas. POSH: A profiler-enhanced TLS compiler that leverages program structure. In IBM Watson P=AC2 Conference, Sep. 2005.
-
(2005)
IBM Watson P=AC2 Conference
-
-
Liu, W.1
Tuck, J.2
Ceze, L.3
Strauss, K.4
Renau, J.5
Torrellas, J.6
-
19
-
-
84948992629
-
Cherry: Checkpointed early resource recycling in out-of-order microprocessors
-
Nov.
-
J. F. Martinez, J. Renau, M. C. Huang, M. Prvulovic, and J. Torrellas. Cherry: Checkpointed early resource recycling in out-of-order microprocessors. In MICRO, Nov. 2002.
-
(2002)
MICRO
-
-
Martinez, J.F.1
Renau, J.2
Huang, M.C.3
Prvulovic, M.4
Torrellas, J.5
-
20
-
-
0036949529
-
Speculative synchronization: Applying thread-level speculation to explicitly parallel applications
-
Oct.
-
J. F. Martínez and J. Torrellas. Speculative synchronization: Applying thread-level speculation to explicitly parallel applications. In ASPLOS, Oct. 2002.
-
(2002)
ASPLOS
-
-
Martínez, J.F.1
Torrellas, J.2
-
21
-
-
33749395122
-
-
Computer processor with a replay system. United States Patent 6,163,838, Dec.
-
A. Merchant, D. Sagger, and D. Boggs. Computer processor with a replay system. United States Patent 6,163,838, Dec. 2000.
-
(2000)
-
-
Merchant, A.1
Sagger, D.2
Boggs, D.3
-
23
-
-
0034819242
-
Slice-processors: An implementation of operation-based prediction
-
June
-
A. Moshovos, D.Pnevmatikatos, and A. Baniasadi. Slice-processors: an implementation of operation-based prediction. In ICS, June 2001.
-
(2001)
ICS
-
-
Moshovos, A.1
Pnevmatikatos, D.2
Baniasadi, A.3
-
24
-
-
84955506994
-
Runahead execution: An alternative to very large instruction windows for out-of-order processors
-
Feb.
-
O. Mutlu, J. Stark, C. Wilkerson, and Y. Patt. Runahead execution: An alternative to very large instruction windows for out-of-order processors. In HPCA, Feb. 2003.
-
(2003)
HPCA
-
-
Mutlu, O.1
Stark, J.2
Wilkerson, C.3
Patt, Y.4
-
25
-
-
0035694494
-
Speculative Lock Elision: Enabling highly concurrent multithreaded execution
-
Dec.
-
R. Rajwar and J. R. Goodman. Speculative Lock Elision: Enabling highly concurrent multithreaded execution. In MICRO, Dec. 2001.
-
(2001)
MICRO
-
-
Rajwar, R.1
Goodman, J.R.2
-
26
-
-
32844465384
-
Tasking with out-of-order spawn in TLS chip multiprocessors: Microarchitecture and compilation
-
June
-
J. Renau, J. Tuck, W. Liu, L. Ceze, K. Strauss, and J. Torrellas. Tasking with out-of-order spawn in TLS chip multiprocessors: Microarchitecture and compilation. In ICS, June 2005.
-
(2005)
ICS
-
-
Renau, J.1
Tuck, J.2
Liu, W.3
Ceze, L.4
Strauss, K.5
Torrellas, J.6
-
28
-
-
0031383534
-
The predictability of data values
-
Dec.
-
Y. Sazeides and J. E. Smith. The predictability of data values. In MICRO, Dec. 1997.
-
(1997)
MICRO
-
-
Sazeides, Y.1
Smith, J.E.2
-
29
-
-
2342635671
-
CACTI 3.0: An integrated cache timing, power and area model
-
Compaq Computer Corporation, Aug.
-
P. Shivakumar and N. Jouppi. CACTI 3.0: An integrated cache timing, power and area model. Technical Report 2001/2, Compaq Computer Corporation, Aug. 2001.
-
(2001)
Technical Report
, vol.2001
, Issue.2
-
-
Shivakumar, P.1
Jouppi, N.2
-
31
-
-
12844269176
-
Continual flow pipelines
-
Oct.
-
S. T. Srinivasan, R. Rajwar, H. Akkary, A. Gandhi, and M. Upton. Continual flow pipelines. In ASPLOS, Oct. 2004.
-
(2004)
ASPLOS
-
-
Srinivasan, S.T.1
Rajwar, R.2
Akkary, H.3
Gandhi, A.4
Upton, M.5
-
32
-
-
84949785579
-
Improving value communication for thread-level speculation
-
Feb.
-
J. G. Steffan, C. B. Colohan, A. Zhai, and T. C. Mowry. Improving value communication for thread-level speculation. In HPCA, Feb. 2002.
-
(2002)
HPCA
-
-
Steffan, J.G.1
Colohan, C.B.2
Zhai, A.3
Mowry, T.C.4
-
33
-
-
0031605348
-
The potential tor using thread-level data speculation to facilitate automatic parallelization
-
Feb.
-
J. G. Steffan and T. Mowry. The potential tor using thread-level data speculation to facilitate automatic parallelization. In HPCA, Feb. 1998.
-
(1998)
HPCA
-
-
Steffan, J.G.1
Mowry, T.2
-
35
-
-
8344277509
-
Cost effective dynamic program slicing
-
June
-
X. Zhang and R. Gupta. Cost effective dynamic program slicing. In PLDI, June 2004.
-
(2004)
PLDI
-
-
Zhang, X.1
Gupta, R.2
-
36
-
-
34249306904
-
HotLeakage: A temperature-aware model of subthreshold and gate leakage for architects
-
Univ. of Virginia, March
-
Y. Zhang, D. Parikh, K. Sankaranarayanan, K. Skadron, and M. Stan. HotLeakage: A temperature-aware model of subthreshold and gate leakage for architects. Technical Report CS-2003-05, Univ. of Virginia, March 2003.
-
(2003)
Technical Report
, vol.CS-2003-05
-
-
Zhang, Y.1
Parikh, D.2
Sankaranarayanan, K.3
Skadron, K.4
Stan, M.5
-
37
-
-
1142293060
-
Enhancing memory level parallelism via recovery-free value prediction
-
June
-
H. Zhou and T. Conte. Enhancing memory level parallelism via recovery-free value prediction. In ICS, June 2003.
-
(2003)
ICS
-
-
Zhou, H.1
Conte, T.2
|