Modeling and Optimizing Run-Time Reconfiguration Using Evolutionary Computation

ACM Transactions on Embedded Computing Systems

Volumn 3, Issue 4, 2004, Pages 661-685

  Harkin, J ^a   Mcginnity, T M ^a   Maguire, L P ^a  

^a UNIVERSITY OF ULSTER   (United Kingdom)

Author keywords

Algorithms; Design; Embedded performance; Evolutionary computing; FPGAs; Modeling; Optimization; partitioning; run time reconfiguration

Indexed keywords

EID: 33744959714     PISSN: 15399087     EISSN: 15583465     Source Type: Journal    
DOI: 10.1145/1027794.1027795     Document Type: Article

References (39)

1. Bakshi, S., Gajski, D., 1999. Partitioning and pipelining for performance-constrained hardware/software systems. IEEE Trans. VLSI Syst. 7, 4, 419-432.
2. Balarin, F., Lavagno, L., Murthy, P., Sangiovanni-Vincentelli, A., 1998. Scheduling for embedded real-time systems. IEEE Des. Test Comput. 15, 1, 71-82.
3. Brebner, G., 1997. Automatic identification of swappable logic units in XC6200 circuitry. In International Conference on Field Programmable Logic and Applications (FPL). 173-182.
4. Chameleon. 2001. CS2000 Reconfigurable Communication Processor User Guide. Chameleon Systems, Inc., San Jose, CA.
5. Chatha, K., Vemuri, R., 2000. An iterative algorithm for HW-SW partitioning, hardware design space exploration and scheduling. Des. Automat. Embedd. Syst. 5, 3-4, 281-293.
6. Chichkov, A. V., Almieda, C., 1997. An hardware-software partitioning algorithm for CCM's. In International Conference on Field Programmable Logic and Applications (FPL). 274-283.
7. Dave, B. P., 1999. CRUSADE: Hardware/software co-synthesis of dynamically reconfigurable heterogeneous real-time distributed embedded systems. In Proceedings of the Design, Automation and Test in Europe Conference. 97-104.
8. Dehon, A., 1996. Reconfigurable Architecture for General-purpose Computing. Ph.D. Thesis, MIT.
9. Deller, J.D., Proakis, J. G., 1997. Discrete-time Processing of Speech Signals, 2nd edition. Prentice-Hall, Englewood Cliffs, NJ.
10. Demicheli, G., 1994. Synthesis and Optimisation of Digital Circuits. McGraw-Hill, Inc., New York.
11. Demicheli, G., Gupta, R., 1997. HW-SW codesign. In Proc. IEEE 85, 3, 349-365.
12. Fleischmann, J., Buchenrieder, K., Kress, R., 1999. Codesign of embedded systems based on java and reconfigurable hardware components. In Proceedings of the Design, Automation and Test in Europe Conference. 768-769.
13. Green, P., Edwards, M. D., 2000. OO oriented development method for reconfigurable embedded systems. IEE Comput. Digital Tech. 147, 3, 153-158.
14. Grode, L., Knudsen, P., Madsen, J., 1998. Hardware resource allocation for hardwaresoftware partitioning in the LYCOS system. In Proceedings of the Design, Automation and Test in Europe Conference. 22-27.
15. Harkin, J., Mcginnity, T. M., Maguire, L. P., 2001a. Genetic algorithm driven hardwaresoftware partitioning for dynamically reconfigurable embedded systems. Microprocess. Microsyst. 25, 5, 263-274.
16. Harkin, J., Mcginnity, T. M., Maguire, L. P., 2001b. Hardware-software partitioning: A reconfigurable and evolutionary computing approach. In International Conference on Field Programmable Logic & Applications. 595-600.
17. Harkin, J., Mcginnity, T. M., Maguire, L. P., 2000a. Partitioning methodology for dynamically reconfigurable embedded systems. IEE Comput. Digital Tech. 147, 6, 391-396.
18. Harkin, J., Mcginnity, T. M., Maguire, L. P., 2000b. Accelerating embedded applications using dynamically reconfigurable hardware and evolutionary algorithms. In IEEE Field Programmable Custom Computing Machines. 321-322.
19. Hartenstein, R., Becker, J., Kress, R., 1996. Two level hardware/software partitioning using CoDe-x. In IEEE Symposium on Engineering of Computer Based Systems, Friedrichshafen, Germany.
20. Hatha, K. S., Vemuri, R., 1999. Hardware-software codesign for dynamically reconfigurable architectures. In International Conference on Field Programmable Logic and Applications. 175-184.
21. Hauck, S., Li, Z., Schwabe, E., 1999. Configuration compression for the Xilinx XC6200 FPGA. IEEE Trans. CAD Integr. Cire. Syst. 18, 8, 1107-1113.
22. Heron, J. P., Woods, R. J., 1998. Accelerating run-time reconfiguration on custom computing machines. In Proceedings of SPIE. 19-24.
23. Herron, J. P., Woods, R., Sezer, S., Turner, R., 2001. Development of a runtime reconfigurable system with low reconfiguration overhead. J. VLSI Signal Process. 28, 1-2, 97-113.
24. Hutchings, B. L., Wirthlin, M. J., 1995. Implementation approaches for reconfigurable logic applications. In International Conference on Field Programmable Logic & Applications (FPL). 419-428.
25. Jantsch, A., Ellervee, P., Oberg, J., Hemani, A., 1994. A case study on hardware-software Partitioning. in IEEE Field Programmable Custom Computing Machines (FCCM). 111-118.
26. Knudsen, P., Madsen, J., 1996. PACE: A dynamic programming algorithm for hardwaresoftware partitioning. in 4th International Workshop on Hardware-software Codesign. 85-92.
27. Li, Y., Callahan, T., Darnell, E., Harr, R., Stockwood, J., 2000. Hardware-software codesign of embedded reconfigurable architectures. in Proceedings of 37th Design Automation Conference. 507-512.
28. Luk, W., Shirazi, N., Cheung, P., 1997. Compilation tools for run-time reconfiguration designs. in IEEE Field Programmable Custom Computing Machines (FCCM). 56-65.
29. Lysaght, P., Dunlop, J., 1993. Dynamic reconfiguration of FPGAs. in Proceeding of International Workshop on FPGAs. 82-94.
30. Michalewicz, Z., 1996. Genetic Algorithms + Data Structures = Evolution Programs. Springer, Berlin.
31. Noguera, J., Badia, R., 2001. A HW-SW partitioning algorithm for dynamically reconfigurable architectures. in Proceedings of the Design, Automation and Test in Europe Conference. 729-734.
32. Parker, J. R., 1997. Algorithms for Image Processing and Computer Vision. John Wiley, New York.
33. Seals, R. C., Whapshott, G. F., 1997. Programmable Logic: PLDs and FPGAs. MacMillan.
34. Sezer, S., Heron, J., Woods, R., Turner, R., Marshall, A., 1998. Fast partial reconfiguration forFCCMs. in IEEE Symposium on Field Programmable Custom Computing Machines. 318-319.
35. Shrivastava, A., Kumar, M., 2000. Optimal hardware-software partitioning for concurrent specification using dynamic programming. in International Conference on VLSI Design. 110-113.
36. Srinivasan, V., Radhakrishnan, S., Vemuri, R., 1998. Hardware software partitioning with integrated hardware design space exploration. in Proceedings of the Design, Automation & Test in Europe Conference (DATE). 28-35.
37. Trimberger, S., 1998. Scheduling designs into a time-multiplexed FPGA. in ACM/SIGDA International Symposium on FPGAs (FPGA). 153-160.
38. Wirthlin, M. J., 1997. Improving Functional Density Through Run-time Circuit Reconfiguration. Ph.D. Thesis, Brigham Young University.
39. XILINX. 1997. XC6216 Data sheet. Version 1.10. Xilinx Corporation, San Jose, CA.