Two-level hardware/software partitioning using CoDe-X

Proceedings - IEEE Symposium and Workshop on Engineering of Computer-Based Systems, ECBS 1996

Volumn , Issue , 1996, Pages 395-402

  Hartenstein, R W ^a   Becker, J ^a   Kress, R ^a  

^a Rheinland Pfälzische Technische Universität Kaiserslautern Landau   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

CODES (SYMBOLS); COMPUTER HARDWARE; HARDWARE-SOFTWARE CODESIGN;

C PROGRAMS; CO-DESIGNS; DATA PATHS; HARDWARE/SOFTWARE PARTITIONING; RECONFIGURABLE; RESOURCE PARAMETERS; SOURCE CODES;

C (PROGRAMMING LANGUAGE);

EID: 84958781837     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ECBS.1996.494566     Document Type: Conference Paper

References (34)

1. A. Ast, J. Becker, R. W. Hartenstein, R. Kress, H. Reinig, K. Schmidt: Data-procedural Languages for FPL-based Machines; 4th Int. Workshop on Field Programmable Logic and Appl., FPL'94, Prague, Sept 7-10,1994, Lecture Notes in Computer Science, Springer, 1994
2. N. N.: Configurable Logic, Design and Application Book; Atmel Coporation, San Jose, CA, 1994
3. T. Ball, J. R. Larus: Branch Prediction for free; Proc. of the ACM-SIGPLAN '93: Conf. on Programming Language Design & Implementation, pp. 300-313; ACM-Press, 1993
4. S. Churcher, T. Kean, B. Wilkie: The XC6200 FastMap™ Processor Interface; 5th Int. Workshop on Field-Programmable Logic and Applications, FPL'95, Oxford, UK, Aug./Sept. 1995
5. A. Despain, I.-J. Huang: Synthesis of Application Specific Instruction Sets"; IEEE-Trans on CAD of Integrated Circuits and Systems, Vol. 14, no. 6, June 1995
6. R. Ernst, J. Henkel, T. Benner: Hardware-Software Cosynthesis for Microcontrollers; IEEE Design & Test, pp. 64-75, Dec. 1993
7. K. L. Pocek, D. Buell: Proc. IEEE Workshop on FPGAs for Custom Computing Machines, FCCM, Napa, CA, April 1993
8. see[7], but 1994, 1995, and 1996
9. Gonzalez R. C, Wintz P.: Digital Image Processing; Addison-Wesley Publishing Company, USA 1977
10. R. K. Gupta, C. N. Coelho, G. De Micheli: Program Implementation Schemes for Hardware-Software Systems: IEEE Computer, pp. 48-55, Jan. 1994
11. R. W. Hartenstein, J. Becker, R. Kress, H. Reinig, K. Schmidt: A Reconfigurable Machine for Applications in Image and Video Compression; Conf. on Compression Techniques & Standards for Image & Video Compression, Amsterdam. Netherlands. March 1995
12. R. W. Hartenstein, R. Kress: A Datapath Synthesis System for the Reconfigurable Datapath Architecture; Asia and South Pacific Design Automation Conference, ASP-DAC'95, Nippon Convention Center, Makuhari, Chiba, Japan, Aug. 29-Sept. 1,1995
13. R.W. Hartenstein, A.G. Hirschbiel, M. Weber: "A Novel Paradigm of Parallel Computation and its Use to Implement Simple High Performance Hardware"; InfoJapan'90-a International Conference memorizing the 30th Anniversary of the Computer Society of Japan, Tokyo, Japan, 1990
14. see[13]: also in: Future Generation Computer Systems no. 7, pp. 181-198 (North-Holland, 1991/92)
15. R. Hartenstein, (opening key note): Custom Computing Machines-An Overview; Workshop on Design Methodologies for Microelectronics, Smolenice Castle, Smolenice, Slovakia, Sept. 1995
16. R. Hartenstein, J. Becker, R. Kress: Customized Computers: a generalized survey; submitted for FPL'96, Darmstadt, 1996
17. T. A. Kean: Configurable Logic: A Dynamically Programmable Cellular Architecture and its VLSI Implementation; Ph.D. Thesis, University of Edinburgh, Dept of Computer Science, 1989
18. K. Kennedy: Automatic Translation of Fortran Programs to Vector Form; Rice Technical Report 476-029-4, Rice University, Houston, October 1980
19. R. Kress: A fast reconfigurable ALU for Xputers; Ph. D. dissertation (submitted), Kaiserslautern University, 1996
20. R. Kress: Computing with reconfigurable ALU arrays; IT Press (planned for 1996)
21. L. Lin: High-Level Synthesis, Introduction to Chip and System Design; Kluwer Acad. Publ., Boston, London, 1992
22. D. B. Loveman: Program Improvement by Source-to-Source Transformation; Journal of the Association for Computing Machinery, Vol. 24,No. 1, pp.121-145, January 1977
23. W. Luk, T. Lu, I. Page: Hardware-Software codesign of Multidimensional Programs; Proceedings of the JEEE Workshop on FPGAs for Custom Computing Machines, FCCM'94, Napa, CA, April 1994
24. S. Malik, W. Wolf, A. Wolfe, Y.-T. Li, T.-Y. Yen: Performance Analysis of Embedded Systems; NATO/ASI, Tremezzo, Italy, 1995, Kluwer Acad. Publishers, 1995
25. P. Marwedel, G. Goossens (ed.): "Code Generation for Embedded Processors", Kluwer Acad. Publishers, 1995
26. D. Monjau: Proc. GI/TTG Workshop Custom Computing, Dagstuhl, Germany, June 1996
27. N. N.: Configurable Logic Array (CLAy™); Preliminary Datasheet, National Semiconductors, Santa Clara, CA, Dec. 1993
28. P. Puschner, Ch. Koza: Calculating the Maximum Execution Time of Real-Time Programs; Journal of Real-Time Systems p. 159-176, Kluwer Academic Publishers 1989
29. Sato et al.: An Integrated Design Environment for Application Specific Integrated Processors, Proc. ICCD 1991
30. K. Schmidt: A Program Partitioning, Restructuring, and Mapping Method for Xputers; Ph.D. Thesis, University of Kaiserslautern, 1994
31. K. Schmidt: Xputers: a high performance computing paradigm; IT Press (planned for 1996)
32. N. A. Sherwani: Algorithms for Physical Design Automation; Kluwer Academic Publishers, Boston 1993
33. R. E. Tarjan: Testing Flow Graph Reducibility; Journal of Computer and System Sciences 9, pp. 355-365,1974
34. M. Wolfe, C.-W. Tseng: The Power Test for Data Dependence; IEEE Transactions on Parallel and Distributed Systems, Vol. 3, No. 5, Sept. 1992