Hardware-software codesign for dynamically reconfigurable architectures

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1673, Issue , 1999, Pages 175-185

  Chatha, Karam S ^a   Vemuri, Ranga ^a  

^a University of Cincinnati   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PROGRAMS; COMPUTER HARDWARE; GRAPH ALGORITHMS; HARDWARE-SOFTWARE CODESIGN; IMAGE COMPRESSION; RECONFIGURABLE ARCHITECTURES;

DYNAMICALLY RECONFIGURABLE ARCHITECTURE; HARDWARE AND SOFTWARE; HETEROGENEOUS ARCHITECTURES; INTRA PROCESSORS; JPEG-IMAGE COMPRESSION; SOFTWARE PROCESSOR; SYNTHETIC GRAPHS; TEMPORAL SEGMENTS;

RECONFIGURABLE HARDWARE;

EID: 84956862038     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-48302-1_18     Document Type: Conference Paper

References (12)

1. S. Trimberger, D. Carberry, A. Johnson, J. Wong, " A Time-Multiplexed FPGA," Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines, Napa Valley, CA, 1997. 175
2. K. S. Chatha and R. Vemuri, "An Iterative Algorithm for Partitioning and Scheduling of Area Constrained HW-SW systems", Proceedings of 10th IEEE International Workshop on Rapid System Prototyping, Clearwater, Florida, USA, June, 1999. 177
3. R. Gupta and G. D. Micheli "Hardware-software cosynthesis for digital systems," IEEE Design and Test of Computers, vol 10, no. 3, pp 29-41, 1993. 177, 183
4. R. Ernst, J. Henkel and T. Benner, "Hardware-software cosynthesis for microcontrollers," IEEE Design and Test of Computers, pp 64-75, 1994. 177, 183
5. K. S. Chatha and R. Vemuri, "Partitioning and Pipelined Scheduling of mixed HW-SW systems", Proceedings of 11th International Symposium on System Synthesis, Hsinchu, Taiwan, December 1998. 177, 183
6. A. Kalavade and E. A. Lee, "The Extended Partitioning Problem: Hardware/Software Mapping, Scheduling and Implementation-Bin Selection", Journal of Design Automation for Embedded Systems, Kluwer, Vol. 2, No. 2, pp. 125-163, 1997. 177, 183
7. S. Bakshi and D. D. Gajski, "A Scheduling and Pipelining Algorithm for Hardware/Software Systems," Proceedings of10th International Symposium on System Synthesis, Antwerp, Belgium, September 1997. 177, 183
8. M. Gokhale and A. Marks, "Automatic Synthesis of Parallel Programs Targeted to Dynamically Reconfigurable Logic Arrays," Proceedings of 5th International Workshop on Field-Programmable Logic and Applications, August/September 1995, Springer-Verlag publishers. 177
9. M. Vasilko and D. Ait-Boudaoud, "Scheduling for Dynamically Reconfigurable FP-GAs," Proceedings ofInternational Workshop on Logic and Architecture Synthesis, IFIP TC10 WG10.5, Grenoble, France, December 1995. 177
10. K. M. GajjalaPurna and D. Bhatia, "Temporal partitioning and scheduling for re-configurable computing," Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines, 1998. 177
11. M. Kaul and R. Vemuri, "Temporal Partitioning Combined withDesign Space Exploration for Latency Minimization of Run-Time Reconfigured Designs," Proceedings of Design, Automation and Test in Europe Conference, Munich, Germany, March 1999. 177
12. R. Maestre, F. J. Kurdahi, N. Bagerzadeh, H. Singh, R. Hermida, M. Fernandez, "Kernel Scheduling in Reconfigurable Computing," Proceedings of Design, Automation and Test in Europe Conference, Munich, Germany, March 1999. 177