CRUSADE: Hardware/software co-synthesis of dynamically reconfigurable heterogeneous real-time distributed embedded systems

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 1999, Pages 97-104

  Dave, Bharat P ^a  

^a LUCENT TECHNOLOGIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPLEX PROGRAMMABLE LOGIC DEVICE; DISTRIBUTED EMBEDDED SYSTEM; DYNAMIC RE-CONFIGURATION; EMBEDDED SYSTEM SPECIFICATIONS; MOBILE COMMUNICATION NETWORKS; RECONFIGURABLE EMBEDDED SYSTEMS; RUN-TIME RECONFIGURABLE; SYNCHRONOUS OPTICAL NETWORK;

ALGORITHMS; ASYNCHRONOUS TRANSFER MODE; COMPUTER HARDWARE; DYNAMIC MODELS; EMBEDDED SYSTEMS; EXHIBITIONS; FAULT TOLERANCE; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HARDWARE; LOGIC DEVICES; REAL TIME SYSTEMS; SPECIFICATIONS;

RECONFIGURABLE HARDWARE;

EID: 84893572551     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.1999.761103     Document Type: Conference Paper

References (25)

1. M. R. Garey and D. S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman and Co., 1979.
2. B. L. Hutchings and M. J. Wirthlin, "Implementation approaches for reconfigurable logic applications," in Field Programmable Logic and Applications, Springer, Oxford, England, pp. 419-428, Aug. 1995.
3. J. E. Vuillemin, et. al., "Programmable active memories: Reconfigurable systems come of age," IEEE Trans. VLSI Sys., vol. 4, pp. 56-69, Mar. 1996.
4. P. Athanas and K. L. Pocek, eds., Proceedings The IEEE, Symposium on FPGAs for Custom Computing Machines, IEEE Computer Society Press, Apr. 1995.
5. XILINX: The ISP application guide and CPLD data book, May 1997.
6. XILINX Inc., XC6200 Field Programmable Gate Arrays, Apr. 1997.
7. Atmel Corporation, Configurable Logic Design and Application Book, Aug. 1995.
8. Lucent Technologies, FPGA data book, October, 1996.
9. D. Kirovski and M. Potkonjak, "System-level synthesis of low-power hard real-time systems," in Proc. Design Automation Conf., pp. 697-702, June 1997.
10. R. K. Gupta, Co-Synthesis of Hardware and Software for Digital Embedded Systems, Kluwer Academic Publishers, Norwell, Mass., 1995.
11. J. Henkel and R. Ernst, "A hardware/software partitioner using a dynamically determined granularity," in Proc. Design Automation Conf., pp. 691-696, June 1997.
12. K. V. Rompaey et al., "CoWare-A design environment for heterogeneous hardware/software systems," in Proc. European Design Automation Conf., pp. 252-257, Sept. 1996.
13. F. Vahid and D. Gajski, "Incremental hardware estimation during hardware/software functional partitioning," IEEE Trans. VLSI Systems, vol. 3, no.3, pp. 459-464, Sept. 1995.
14. A. Kalavade and E. A. Lee, "The extended partitioning problem: Hardware/software partitioning and implementation-bin selection," in Proc. Intl. Wkshp. Rapid Prototyping, June 1995.
15. A. Kalavade and P. A. Subrahmanyam, "Hardware/ software partitioning for multi-function systems," in Proc. Int. Conf. Computer-Aided Design, pp. 516-521, Nov. 1997.
16. F. Balarin et al., Hardware-Software co-synthesis of Embedded Systems: The POLIS Approach, Kluwer Academic Publishers, Boston, MA, 1997.
17. M. B. Srivastava and R. W. Brodersen, "SIERA: A unified framework for rapid-prototyping of system-level hardware and software," IEEE Trans. Computer-Aided Design, pp. 676-693, June 1995.
18. D. D. Gajski, F. Vahid, S. Narayan, and J. Gong, "SpecSyn: An environment supporting the specify-explore-refine paradigm for hardware/software system design," Tech. Report CS-96-08, University of California, Riverside, CA, Sept. 1996.
19. J. Buck, S. Ha, E. A. Lee, and D. G. Messerschmitt, "Ptolemy: A framework for simulating and prototyping heterogeneous systems," Int. J. Comp. Simulation, Jan. 1994.
20. K. Buchenrieder and C. Veith, "A prototyping environment for control-oriented HW/SW systems using state-charts, activity charts and FPGA's," in Proc. European Design Automation Conf., pp. 60-65, Sept. 1994.
21. S. Prakash and A. Parker, "SOS: Synthesis of applicationspecific heterogeneous multiprocessor systems," J. Parallel & Distributed Comput., vol. 16, pp. 338-351, Dec. 1992.
22. T.-Y. Yen and W. Wolf, "Communication synthesis for distributed embedded systems," in Proc. Int. Conf. Computer-Aided Design, pp. 288-294, Nov. 1995.
23. B. P. Dave, G. Lakshminarayana, and N. K. Jha, "COSYN: Hardware-software co-synthesis of distributed embedded systems," in Proc. Design Automation Conf., pp. 703-708, June 1997.
24. B. P. Dave and N. K. Jha, "COFTA: Hardware-software cosynthesis of heterogeneous distributed embedded system architectures for low overhead fault tolerance," in Proc. Int. Symp. Fault-Tolerant Computing, pp. 339-348, June 1997.
25. Bellcore, "Generic reliability requirements for fiber optic transport systems," Tech. Ref. TR-NWT-00418, Dec. 1992.